diff options
| author | Sebastian Huber <sebastian.huber@embedded-brains.de> | 2024-04-16 10:20:48 +0200 |
|---|---|---|
| committer | Sebastian Huber <sebastian.huber@embedded-brains.de> | 2024-04-16 10:27:15 +0200 |
| commit | 5ce7ed1feac7f1943cf7faef006e488fd104f4b3 (patch) | |
| tree | 534fc6fda6cbe987e4a61875892277e5ced86723 /doc/FAQ/.cvsignore | |
| parent | arm/xen: Fix BSP_INTERRUPT_VECTOR_COUNT (diff) | |
| download | rtems-5ce7ed1feac7f1943cf7faef006e488fd104f4b3.tar.bz2 | |
bsps/arm: Improve GICv3 support
In addtion to 1023, the GICC_IAR register may return 1022 as a special value.
Simply check for a valid interrupt vector for the dispatching.
Check the GICC_IAR again after the dispatch to quickly process a next interrupt
without having to go through the interrupt prologue and epiloge.
Diffstat (limited to 'doc/FAQ/.cvsignore')
0 files changed, 0 insertions, 0 deletions