summaryrefslogtreecommitdiffstats
path: root/cpukit/score/cpu/v850/include/rtems/score/v850.h
diff options
context:
space:
mode:
authorChris Johns <chrisj@rtems.org>2017-12-23 18:18:56 +1100
committerSebastian Huber <sebastian.huber@embedded-brains.de>2018-01-25 08:45:26 +0100
commit2afb22b7e1ebcbe40373ff7e0efae7d207c655a9 (patch)
tree44759efe9374f13200a97e96d91bd9a2b7e5ce2a /cpukit/score/cpu/v850/include/rtems/score/v850.h
parentMAINTAINERS: Add myself to Write After Approval. (diff)
downloadrtems-2afb22b7e1ebcbe40373ff7e0efae7d207c655a9.tar.bz2
Remove make preinstall
A speciality of the RTEMS build system was the make preinstall step. It copied header files from arbitrary locations into the build tree. The header files were included via the -Bsome/build/tree/path GCC command line option. This has at least seven problems: * The make preinstall step itself needs time and disk space. * Errors in header files show up in the build tree copy. This makes it hard for editors to open the right file to fix the error. * There is no clear relationship between source and build tree header files. This makes an audit of the build process difficult. * The visibility of all header files in the build tree makes it difficult to enforce API barriers. For example it is discouraged to use BSP-specifics in the cpukit. * An introduction of a new build system is difficult. * Include paths specified by the -B option are system headers. This may suppress warnings. * The parallel build had sporadic failures on some hosts. This patch removes the make preinstall step. All installed header files are moved to dedicated include directories in the source tree. Let @RTEMS_CPU@ be the target architecture, e.g. arm, powerpc, sparc, etc. Let @RTEMS_BSP_FAMILIY@ be a BSP family base directory, e.g. erc32, imx, qoriq, etc. The new cpukit include directories are: * cpukit/include * cpukit/score/cpu/@RTEMS_CPU@/include * cpukit/libnetworking The new BSP include directories are: * bsps/include * bsps/@RTEMS_CPU@/include * bsps/@RTEMS_CPU@/@RTEMS_BSP_FAMILIY@/include There are build tree include directories for generated files. The include directory order favours the most general header file, e.g. it is not possible to override general header files via the include path order. The "bootstrap -p" option was removed. The new "bootstrap -H" option should be used to regenerate the "headers.am" files. Update #3254.
Diffstat (limited to 'cpukit/score/cpu/v850/include/rtems/score/v850.h')
-rw-r--r--cpukit/score/cpu/v850/include/rtems/score/v850.h137
1 files changed, 137 insertions, 0 deletions
diff --git a/cpukit/score/cpu/v850/include/rtems/score/v850.h b/cpukit/score/cpu/v850/include/rtems/score/v850.h
new file mode 100644
index 0000000000..26ab6c209d
--- /dev/null
+++ b/cpukit/score/cpu/v850/include/rtems/score/v850.h
@@ -0,0 +1,137 @@
+/**
+ * @file
+ *
+ * @brief V850 Set up Basic CPU Dependency Settings Based on Compiler Settings
+ *
+ * This file sets up basic CPU dependency settings based on
+ * compiler settings. For example, it can determine if
+ * floating point is available. This particular implementation
+ * is specified to the Renesas v850 port.
+ */
+
+/*
+ * COPYRIGHT (c) 1989-2012.
+ * On-Line Applications Research Corporation (OAR).
+ *
+ * The license and distribution terms for this file may be
+ * found in the file LICENSE in this distribution or at
+ * http://www.rtems.org/license/LICENSE.
+ */
+
+#ifndef _RTEMS_SCORE_V850_H
+#define _RTEMS_SCORE_V850_H
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/*
+ * This file contains the information required to build
+ * RTEMS for a particular member of the NO CPU family.
+ * It does this by setting variables to indicate which
+ * implementation dependent features are present in a particular
+ * member of the family.
+ *
+ * This is a good place to list all the known CPU models
+ * that this port supports and which RTEMS CPU model they correspond
+ * to.
+ */
+
+#if defined(rtems_multilib)
+/*
+ * Figure out all CPU Model Feature Flags based upon compiler
+ * predefines.
+ */
+#define CPU_MODEL_NAME "rtems_multilib"
+#define V850_HAS_FPU 0
+#define V850_HAS_BYTE_SWAP_INSTRUCTION 0
+
+#elif defined(__v850e2v3__)
+#define CPU_MODEL_NAME "v850e2v3"
+#define V850_HAS_FPU 1
+#define V850_HAS_BYTE_SWAP_INSTRUCTION 1
+
+#elif defined(__v850e2__)
+#define CPU_MODEL_NAME "v850e2"
+#define V850_HAS_FPU 0
+#define V850_HAS_BYTE_SWAP_INSTRUCTION 1
+
+#elif defined(__v850es__)
+#define CPU_MODEL_NAME "v850es"
+#define V850_HAS_FPU 0
+#define V850_HAS_BYTE_SWAP_INSTRUCTION 1
+
+#elif defined(__v850e1__)
+#define CPU_MODEL_NAME "v850e1"
+#define V850_HAS_FPU 0
+#define V850_HAS_BYTE_SWAP_INSTRUCTION 1
+
+#elif defined(__v850e__)
+#define CPU_MODEL_NAME "v850e"
+#define V850_HAS_FPU 0
+#define V850_HAS_BYTE_SWAP_INSTRUCTION 1
+
+#else
+#define CPU_MODEL_NAME "v850"
+#define V850_HAS_FPU 0
+#define V850_HAS_BYTE_SWAP_INSTRUCTION 0
+
+#endif
+
+/*
+ * Define the name of the CPU family.
+ */
+#define CPU_NAME "v850 CPU"
+
+/*
+ * Method to set the Program Status Word (PSW)
+ */
+#define v850_set_psw( _psw ) \
+ __asm__ __volatile__( "ldsr %0, psw" : : "r" (_psw) )
+
+/*
+ * Method to obtain the Program Status Word (PSW)
+ */
+#define v850_get_psw( _psw ) \
+ __asm__ __volatile__( "stsr psw, %0" : "=&r" (_psw) )
+
+/*
+ * Masks and bits in the Program Status Word (PSW)
+ */
+#define V850_PSW_ZERO_MASK 0x01
+#define V850_PSW_IS_ZERO 0x01
+#define V850_PSW_IS_NOT 0x00
+
+#define V850_PSW_SIGN_MASK 0x02
+#define V850_PSW_SIGN_IS_NEGATIVE 0x02
+#define V850_PSW_SIGN_IS_ZERO_OR_POSITIVE 0x00
+
+#define V850_PSW_OVERFLOW_MASK 0x02
+#define V850_PSW_OVERFLOW_OCCURRED 0x02
+#define V850_PSW_OVERFLOW_DID_NOT_OCCUR 0x00
+
+#define V850_PSW_CARRY_OR_BORROW_MASK 0x04
+#define V850_PSW_CARRY_OR_BORROW_OCCURRED 0x04
+#define V850_PSW_CARRY_OR_BORROW_DID_NOT_OCCUR 0x00
+
+#define V850_PSW_SATURATION_MASK 0x10
+#define V850_PSW_SATURATION_OCCURRED 0x10
+#define V850_PSW_SATURATION_DID_NOT_OCCUR 0x00
+
+#define V850_PSW_INTERRUPT_DISABLE_MASK 0x20
+#define V850_PSW_INTERRUPT_DISABLE 0x20
+#define V850_PSW_INTERRUPT_ENABLE 0x00
+
+#define V850_PSW_EXCEPTION_IN_PROCESS_MASK 0x40
+#define V850_PSW_EXCEPTION_IN_PROCESS 0x40
+#define V850_PSW_EXCEPTION_NOT_IN_PROCESS 0x00
+
+#define V850_PSW_NMI_IN_PROCESS_MASK 0x80
+#define V850_PSW_NMI_IN_PROCESS 0x80
+#define V850_PSW_NMI_NOT_IN_PROCESS 0x00
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* _RTEMS_SCORE_V850_H */