diff options
author | Joel Sherrill <joel.sherrill@OARcorp.com> | 2008-09-10 15:41:37 +0000 |
---|---|---|
committer | Joel Sherrill <joel.sherrill@OARcorp.com> | 2008-09-10 15:41:37 +0000 |
commit | 7a28ac8880b580689a225ed3776b70a15f96bcec (patch) | |
tree | 3697b9062e3c68ab9261f1629c614b6bfb73e483 /cpukit/score/cpu/nios2/irq.c | |
parent | 2008-09-10 Joel Sherrill <joel.sherrill@OARcorp.com> (diff) | |
download | rtems-7a28ac8880b580689a225ed3776b70a15f96bcec.tar.bz2 |
2008-09-10 Joel Sherrill <joel.sherrill@OARcorp.com>
* configure.ac, aclocal/canonical-target-name.m4: Readd NIOS2 and TI
C4x. Accidentally not done on 4.9 branch. :(
* score/cpu/c4x/.cvsignore, score/cpu/c4x/ChangeLog,
score/cpu/c4x/Makefile.am, score/cpu/c4x/cpu.c,
score/cpu/c4x/cpu_asm.S, score/cpu/c4x/irq.c,
score/cpu/c4x/preinstall.am, score/cpu/c4x/rtems/asm.h,
score/cpu/c4x/rtems/score/c4x.h, score/cpu/c4x/rtems/score/cpu.h,
score/cpu/c4x/rtems/score/cpu_asm.h,
score/cpu/c4x/rtems/score/types.h, score/cpu/c4x/rtems/tic4x/c4xio.h,
score/cpu/nios2/.cvsignore, score/cpu/nios2/ChangeLog,
score/cpu/nios2/Makefile.am, score/cpu/nios2/cpu.c,
score/cpu/nios2/cpu_asm.S, score/cpu/nios2/irq.c,
score/cpu/nios2/preinstall.am, score/cpu/nios2/rtems/asm.h,
score/cpu/nios2/rtems/score/cpu.h,
score/cpu/nios2/rtems/score/cpu_asm.h,
score/cpu/nios2/rtems/score/nios2.h,
score/cpu/nios2/rtems/score/types.h: New files.
Diffstat (limited to 'cpukit/score/cpu/nios2/irq.c')
-rw-r--r-- | cpukit/score/cpu/nios2/irq.c | 94 |
1 files changed, 94 insertions, 0 deletions
diff --git a/cpukit/score/cpu/nios2/irq.c b/cpukit/score/cpu/nios2/irq.c new file mode 100644 index 0000000000..3bd893f61f --- /dev/null +++ b/cpukit/score/cpu/nios2/irq.c @@ -0,0 +1,94 @@ +/* + * NIOS2 exception and interrupt handler + * + * Derived from c4x/irq.c + * + * COPYRIGHT (c) 1989-2007. + * On-Line Applications Research Corporation (OAR). + * + * The license and distribution terms for this file may be + * found in the file LICENSE in this distribution or at + * http://www.rtems.com/license/LICENSE. + * + * $Id$ + */ + +#include <rtems/system.h> +#include <rtems/score/cpu.h> +#include <rtems/score/isr.h> +#include <rtems/score/thread.h> + +/* + * This routine provides the RTEMS interrupt management. + * + * Upon entry, interrupts are disabled + */ + +#if( CPU_HAS_SOFTWARE_INTERRUPT_STACK == TRUE) + unsigned long *_old_stack_ptr; +#endif + +register unsigned long *stack_ptr asm("sp"); + +void __ISR_Handler(uint32_t vector, CPU_Interrupt_frame *ifr) +{ + register uint32_t level; + + /* Interrupts are disabled upon entry to this Handler */ + +#if( CPU_HAS_SOFTWARE_INTERRUPT_STACK == TRUE) + if ( _ISR_Nest_level == 0 ) { + /* Install irq stack */ + _old_stack_ptr = stack_ptr; + stack_ptr = _CPU_Interrupt_stack_high - 4; + } +#endif + + _ISR_Nest_level++; + + _Thread_Dispatch_disable_level++; + + if ( _ISR_Vector_table[ vector] ) + { + (*_ISR_Vector_table[ vector ])(vector, ifr); + }; + + /* Make sure that interrupts are disabled again */ + _CPU_ISR_Disable( level ); + + _Thread_Dispatch_disable_level--; + + _ISR_Nest_level--; + + if( _ISR_Nest_level == 0) + { +#if( CPU_HAS_SOFTWARE_INTERRUPT_STACK == TRUE) + stack_ptr = _old_stack_ptr; +#endif + + if( _Thread_Dispatch_disable_level == 0 ) + { + if ( _Context_Switch_necessary || _ISR_Signals_to_thread_executing ) + { + _ISR_Signals_to_thread_executing = FALSE; + _CPU_ISR_Enable( level ); + _Thread_Dispatch(); + /* may have switched to another task and not return here immed. */ + _CPU_ISR_Disable( level ); /* Keep _pairs_ of Enable/Disable */ + } + } + else + { + _ISR_Signals_to_thread_executing = FALSE; + }; + }; + + _CPU_ISR_Enable( level ); +} + +void __Exception_Handler(CPU_Exception_frame *efr) +{ + _CPU_Fatal_halt(0xECC0); +} + + |