diff options
| author | Joel Sherrill <joel.sherrill@OARcorp.com> | 2004-04-03 16:29:13 +0000 |
|---|---|---|
| committer | Joel Sherrill <joel.sherrill@OARcorp.com> | 2004-04-03 16:29:13 +0000 |
| commit | 0c9eaefb7b330d3a016ae7505ffed169ae50e485 (patch) | |
| tree | 3a9e4bd96088d49fa62703401cbe18ad2f156608 /cpukit/score/cpu/mips/ChangeLog | |
| parent | 2004-04-03 Ralf Corsepius <ralf_corsepius@rtems.org> (diff) | |
| download | rtems-0c9eaefb7b330d3a016ae7505ffed169ae50e485.tar.bz2 | |
2004-04-03 Art Ferrer <arturo.b.ferrer@nasa.gov>
PR 598/bsps
* cpu_asm.S, rtems/score/cpu.h: Add save of floating point
status/control register on context switches. Missing this register
was causing intermittent floating point errors.
Diffstat (limited to 'cpukit/score/cpu/mips/ChangeLog')
| -rw-r--r-- | cpukit/score/cpu/mips/ChangeLog | 7 |
1 files changed, 7 insertions, 0 deletions
diff --git a/cpukit/score/cpu/mips/ChangeLog b/cpukit/score/cpu/mips/ChangeLog index 9624c55c4b..0be5c022f1 100644 --- a/cpukit/score/cpu/mips/ChangeLog +++ b/cpukit/score/cpu/mips/ChangeLog @@ -1,3 +1,10 @@ +2004-04-03 Art Ferrer <arturo.b.ferrer@nasa.gov> + + PR 598/bsps + * cpu_asm.S, rtems/score/cpu.h: Add save of floating point + status/control register on context switches. Missing this register + was causing intermittent floating point errors. + 2004-04-02 Ralf Corsepius <ralf_corsepius@rtems.org> * Makefile.am: Install iregdefs.h and idtcpu.h to |