diff options
| author | Andreas Dachsberger <andreas.dachsberger@embedded-brains.de> | 2019-03-28 09:46:08 +0100 |
|---|---|---|
| committer | Sebastian Huber <sebastian.huber@embedded-brains.de> | 2019-04-02 07:29:31 +0200 |
| commit | 69d6671f647ad24c06d89b5215f8ef1ea0f78468 (patch) | |
| tree | 66e62a4d8ae853c5ff248269c6b867342912e75e /cpukit/include/rtems/score/isrlevel.h | |
| parent | doxygen: score: Add x86-64 CPU architecture group (diff) | |
| download | rtems-69d6671f647ad24c06d89b5215f8ef1ea0f78468.tar.bz2 | |
doxygen: Reviewed cpukit/include/rtems/score
Update #3706.
Diffstat (limited to 'cpukit/include/rtems/score/isrlevel.h')
| -rw-r--r-- | cpukit/include/rtems/score/isrlevel.h | 8 |
1 files changed, 2 insertions, 6 deletions
diff --git a/cpukit/include/rtems/score/isrlevel.h b/cpukit/include/rtems/score/isrlevel.h index 9222e1871c..aadce022e6 100644 --- a/cpukit/include/rtems/score/isrlevel.h +++ b/cpukit/include/rtems/score/isrlevel.h @@ -27,13 +27,9 @@ extern "C" { #endif /** - * @defgroup ScoreISR ISR Handler - * - * @ingroup Score - * * @addtogroup ScoreISR ISR Handler */ -/**@{*/ +/** @{ */ /** * The following type defines the control block used to manage @@ -145,7 +141,7 @@ typedef uint32_t ISR_Level; RTEMS_COMPILER_MEMORY_BARRIER(); \ } while (0) -/**@}*/ +/** @} */ #ifdef __cplusplus } |