summaryrefslogtreecommitdiffstats
path: root/c
diff options
context:
space:
mode:
authorSebastian Huber <sebastian.huber@embedded-brains.de>2013-04-19 13:51:54 +0200
committerSebastian Huber <sebastian.huber@embedded-brains.de>2013-04-23 09:59:56 +0200
commitdbe6aae7496560fffcafe3f0035aba5d1c6da900 (patch)
tree4ad3cfa6bc36be504189cfbbeb1ba0f144fd877e /c
parentbsp/mpc5200: Move comment (diff)
downloadrtems-dbe6aae7496560fffcafe3f0035aba5d1c6da900.tar.bz2
bsp/mpc5200: Move CSBOOTROM_VAL definition
Diffstat (limited to 'c')
-rw-r--r--c/src/lib/libbsp/powerpc/gen5200/start/start.S11
1 files changed, 5 insertions, 6 deletions
diff --git a/c/src/lib/libbsp/powerpc/gen5200/start/start.S b/c/src/lib/libbsp/powerpc/gen5200/start/start.S
index 35e9390d7f..faf7b1ef86 100644
--- a/c/src/lib/libbsp/powerpc/gen5200/start/start.S
+++ b/c/src/lib/libbsp/powerpc/gen5200/start/start.S
@@ -152,7 +152,6 @@
.set CSCONF_CE, (1<<12)
/* Some fixed values for MPC5x00 registers */
-.set CSBOOTROM_VAL, 0x0101D910
.set CSCONTROL_VAL, 0x91000000
/*
@@ -298,14 +297,14 @@ start:
stw r30, CSCONTROL(r31) /* enable internal/external bus error and master for CS */
+#if defined(MPC5200_BOARD_BRS5L)
+ #define CSBOOTROM_VAL 0x0101D910
+#endif
-#ifdef MPC5200_BOARD_BRS5L
+#ifdef CSBOOTROM_VAL
LWI r30, CSBOOTROM_VAL
stw r30, CSBOOTROM(r31) /* Set CSBOOTROM */
-
-
-#endif /* MPC5200_BOARD_BRS5L */
-
+#endif
/* FIXME: map BOOT ROM into final location with CS0 registers */
LWI r30, bsp_rom_start