diff options
author | Joel Sherrill <joel.sherrill@OARcorp.com> | 2000-07-26 19:28:11 +0000 |
---|---|---|
committer | Joel Sherrill <joel.sherrill@OARcorp.com> | 2000-07-26 19:28:11 +0000 |
commit | ca7858bb8856f1afcc537f39763b7c951e5068d3 (patch) | |
tree | 3f01b3bb41ce9b2d7bc16c300391382918758caf /c/src/lib | |
parent | Port of RTEMS to the Texas Instruments C3x/C4x DSP families including (diff) | |
download | rtems-ca7858bb8856f1afcc537f39763b7c951e5068d3.tar.bz2 |
Port of RTEMS to the Texas Instruments C3x/C4x DSP families including
a BSP (c4xsim) supporting the simulator included with gdb. This port
was done by Joel Sherrill and Jennifer Averett of OAR Corporation.
Also included with this port is a space/time optimization to eliminate
FP context switch management on CPUs without hardware or software FP.
An issue with this port was that sizeof(unsigned32) = sizeof(unsigned8)
on this CPU. This required addressing alignment checks and assumptions
as well as fixing code that assumed sizeof(unsigned32) == 4.
Diffstat (limited to 'c/src/lib')
-rw-r--r-- | c/src/lib/libbsp/c4x/c4xsim/tools/.cvsignore | 2 | ||||
-rw-r--r-- | c/src/lib/libbsp/c4x/c4xsim/wrapup/.cvsignore | 2 | ||||
-rw-r--r-- | c/src/lib/libbsp/c4x/shared/.cvsignore | 13 | ||||
-rw-r--r-- | c/src/lib/libbsp/shared/main.c | 2 | ||||
-rw-r--r-- | c/src/lib/libc/malloc.c | 4 |
5 files changed, 20 insertions, 3 deletions
diff --git a/c/src/lib/libbsp/c4x/c4xsim/tools/.cvsignore b/c/src/lib/libbsp/c4x/c4xsim/tools/.cvsignore index 282522db03..10bb4996d3 100644 --- a/c/src/lib/libbsp/c4x/c4xsim/tools/.cvsignore +++ b/c/src/lib/libbsp/c4x/c4xsim/tools/.cvsignore @@ -1,2 +1,4 @@ Makefile Makefile.in +configure +aclocal.m4 diff --git a/c/src/lib/libbsp/c4x/c4xsim/wrapup/.cvsignore b/c/src/lib/libbsp/c4x/c4xsim/wrapup/.cvsignore new file mode 100644 index 0000000000..282522db03 --- /dev/null +++ b/c/src/lib/libbsp/c4x/c4xsim/wrapup/.cvsignore @@ -0,0 +1,2 @@ +Makefile +Makefile.in diff --git a/c/src/lib/libbsp/c4x/shared/.cvsignore b/c/src/lib/libbsp/c4x/shared/.cvsignore new file mode 100644 index 0000000000..525275c115 --- /dev/null +++ b/c/src/lib/libbsp/c4x/shared/.cvsignore @@ -0,0 +1,13 @@ +Makefile +Makefile.in +aclocal.m4 +config.cache +config.guess +config.log +config.status +config.sub +configure +depcomp +install-sh +missing +mkinstalldirs diff --git a/c/src/lib/libbsp/shared/main.c b/c/src/lib/libbsp/shared/main.c index eb2c475ab5..9f5beea859 100644 --- a/c/src/lib/libbsp/shared/main.c +++ b/c/src/lib/libbsp/shared/main.c @@ -20,7 +20,7 @@ char *rtems_progname; -rtems_interrupt_level bsp_isr_level; +extern rtems_interrupt_level bsp_isr_level; int main(int argc, char **argv) { diff --git a/c/src/lib/libc/malloc.c b/c/src/lib/libc/malloc.c index 0396b051be..d3121f90b4 100644 --- a/c/src/lib/libc/malloc.c +++ b/c/src/lib/libc/malloc.c @@ -82,9 +82,9 @@ void RTEMS_Malloc_Initialize( /* DOES NOT RETURN!!! */ } - if (u32_address & (CPU_ALIGNMENT-1)) { + if (u32_address & (CPU_HEAP_ALIGNMENT-1)) { old_address = u32_address; - u32_address = (u32_address + CPU_ALIGNMENT) & ~(CPU_ALIGNMENT-1); + u32_address = (u32_address + CPU_HEAP_ALIGNMENT) & ~(CPU_HEAP_ALIGNMENT-1); /* * adjust the length by whatever we aligned by |