summaryrefslogtreecommitdiffstats
path: root/c/src/lib/libcpu/powerpc/rtems
diff options
context:
space:
mode:
authorRalf Corsepius <ralf.corsepius@rtems.org>2004-03-31 02:04:00 +0000
committerRalf Corsepius <ralf.corsepius@rtems.org>2004-03-31 02:04:00 +0000
commit66c373bf01bd055ad89eca5d4b403513fbcf65cf (patch)
treee2d0a4f7068567e184a9caf32e8b45281937c0b3 /c/src/lib/libcpu/powerpc/rtems
parent2004-03-30 Ralf Corsepius <ralf_corsepius@rtems.org> (diff)
downloadrtems-66c373bf01bd055ad89eca5d4b403513fbcf65cf.tar.bz2
2004-03-30 Ralf Corsepius <ralf_corsepius@rtems.org>
* mpc505/timer/timer.c, mpc5xx/timer/timer.c, mpc6xx/clock/c_clock.c, mpc6xx/timer/timer.c, mpc8260/clock/clock.c, mpc8260/console-generic/console-generic.c, mpc8260/cpm/cp.c, mpc8260/cpm/dpram.c, mpc8260/include/cpm.h, mpc8260/include/mmu.h, mpc8260/include/mpc8260.h, mpc8260/mmu/mmu.c, mpc8260/timer/timer.c, mpc8xx/clock/clock.c, mpc8xx/console-generic/console-generic.c, mpc8xx/cpm/cp.c, mpc8xx/cpm/dpram.c, mpc8xx/include/cpm.h, mpc8xx/include/mmu.h, mpc8xx/include/mpc8xx.h, mpc8xx/mmu/mmu.c, mpc8xx/timer/timer.c, ppc403/clock/clock.c, ppc403/console/console.c, ppc403/console/console405.c, ppc403/ictrl/ictrl.c, ppc403/ictrl/ictrl.h, ppc403/timer/timer.c, ppc403/tty_drv/tty_drv.c, rtems/powerpc/cache.h, shared/src/cache.c: Convert to using c99 fixed size types.
Diffstat (limited to 'c/src/lib/libcpu/powerpc/rtems')
-rw-r--r--c/src/lib/libcpu/powerpc/rtems/powerpc/cache.h4
1 files changed, 2 insertions, 2 deletions
diff --git a/c/src/lib/libcpu/powerpc/rtems/powerpc/cache.h b/c/src/lib/libcpu/powerpc/rtems/powerpc/cache.h
index a728bfd0e5..0d84ee7726 100644
--- a/c/src/lib/libcpu/powerpc/rtems/powerpc/cache.h
+++ b/c/src/lib/libcpu/powerpc/rtems/powerpc/cache.h
@@ -12,7 +12,7 @@
#if (PPC_D_CACHE != 0)
#define _CPU_Data_Cache_Block_Flush( _address ) \
do { register void *__address = (_address); \
- register unsigned32 _zero = 0; \
+ register uint32_t _zero = 0; \
asm volatile ( "dcbf %0,%1" : \
"=r" (_zero), "=r" (__address) : \
"0" (_zero), "1" (__address) \
@@ -28,7 +28,7 @@
#if (PPC_D_CACHE != 0)
#define _CPU_Data_Cache_Block_Invalidate( _address ) \
do { register void *__address = (_address); \
- register unsigned32 _zero = 0; \
+ register uint32_t _zero = 0; \
asm volatile ( "dcbi %0,%1" : \
"=r" (_zero), "=r" (__address) : \
"0" (_zero), "1" (__address) \