diff options
| author | Thomas Doerfler <thomas.doerfler@embedded-brains.de> | 2012-08-20 10:15:20 +0200 |
|---|---|---|
| committer | Sebastian Huber <sebastian.huber@embedded-brains.de> | 2012-08-20 10:16:32 +0200 |
| commit | d9af2ed4dd235b15b953f4743d8adbf971208851 (patch) | |
| tree | ceeed058df8ac40c19118483451173b3fb5f4f72 /c/src/lib/libcpu/powerpc/mpc83xx | |
| parent | libcsupport: Add and use rtems_putc() (diff) | |
| download | rtems-d9af2ed4dd235b15b953f4743d8adbf971208851.tar.bz2 | |
bsp/gen83xx: Add br_uid BSP variant
Diffstat (limited to 'c/src/lib/libcpu/powerpc/mpc83xx')
| -rw-r--r-- | c/src/lib/libcpu/powerpc/mpc83xx/include/mpc83xx.h | 15 |
1 files changed, 15 insertions, 0 deletions
diff --git a/c/src/lib/libcpu/powerpc/mpc83xx/include/mpc83xx.h b/c/src/lib/libcpu/powerpc/mpc83xx/include/mpc83xx.h index 591b362197..59214254e8 100644 --- a/c/src/lib/libcpu/powerpc/mpc83xx/include/mpc83xx.h +++ b/c/src/lib/libcpu/powerpc/mpc83xx/include/mpc83xx.h @@ -920,6 +920,14 @@ extern m83xxRegisters_t mpc83xx; /* Core PLL mult. factor */ #define RCWLR_COREPLL(n) (((n)&0xff)<<(31-15)) +/* for MPC8309: */ +#define RCWLR_CEVCOD_1_4 (0<<(31-25)) /* QUICC internal PLL divider 1:4 */ +#define RCWLR_CEVCOD_1_2 (2<<(31-25)) /* QUICC internal PLL divider 1:2 */ + /* QUICC Engine PLL mult. factor */ +#define RCWLR_CEPDF_2 (1<<(31-26)) /* QUICC Engine divide PLL out by 2*/ + /* QUICC Engine PLL mult. factor */ +#define RCWLR_CEPMF(n) (((n)&0x1f)<<(31-31)) + /* PCI host mode */ #define RCWHR_PCI_AGENT (0 << (31- 0)) /* agent mode */ #define RCWHR_PCI_HOST (1 << (31- 0)) /* host mode */ @@ -974,4 +982,11 @@ extern m83xxRegisters_t mpc83xx; #define RCWHR_LDP_PAR (0 << (31-30)) /* LDP0-3 are parity pins */ #define RCWHR_LDP_SPC (1 << (31-30)) /* LDP0-3 are special pins */ +/* + * For MPC8309: + */ +#define RCWHR_RLEXT_LGCY (0 << (31-13)) /* Boot ROM loc. extension: Legacy */ +#define RCWHR_RLEXT_NAND (1 << (31-13)) /* Boot ROM loc. extension: NAND Fl.*/ +#define RCWHR_RLEXT_RSV2 (2 << (31-13)) /* Boot ROM loc. extension: resrvd */ +#define RCWHR_RLEXT_RSV3 (3 << (31-13)) /* Boot ROM loc. extension: resrvd */ #endif /* _MPC83XX_MPC83XX_H */ |