diff options
author | Joel Sherrill <joel.sherrill@OARcorp.com> | 2000-12-13 17:52:53 +0000 |
---|---|---|
committer | Joel Sherrill <joel.sherrill@OARcorp.com> | 2000-12-13 17:52:53 +0000 |
commit | b4d0d18eeda3ee81816c33140de46bb6bc724d43 (patch) | |
tree | 13ff75e525be655fcfa9119b7f379d71de069635 /c/src/lib/libcpu/mips/shared/cache | |
parent | changed version to ss-20001211 (diff) | |
download | rtems-b4d0d18eeda3ee81816c33140de46bb6bc724d43.tar.bz2 |
2000-12-13 Joel Sherrill <joel@OARcorp.com>
* shared/.cvsignore, shared/Makefile.am,
shared/cache/.cvsignore, shared/cache/Makefile.am,
shared/cache/cache.c, shared/cache/cache_.h,
shared/interrupts/.cvsignore, shared/interrupts/Makefile.am,
shared/interrupts/installisrentries.c,
shared/interrupts/isr_entries.S,
shared/interrupts/maxvectors.c, tx39/.cvsignore,
tx39/Makefile.am, tx39/include/.cvsignore,
tx39/include/Makefile.am, tx39/include/tx3904.h: New file.
Moved some pieces of interrupt processing from score/cpu to
libcpu/mips since many interrupt servicing characteristics are
CPU model dependent. This patch addresses the number of interrupt
sources and where the ISR prologues are located. The only way to
currently install the ISR prologues requires that the prologues
be installed into RAM.
Diffstat (limited to 'c/src/lib/libcpu/mips/shared/cache')
-rw-r--r-- | c/src/lib/libcpu/mips/shared/cache/.cvsignore | 2 | ||||
-rw-r--r-- | c/src/lib/libcpu/mips/shared/cache/Makefile.am | 39 | ||||
-rw-r--r-- | c/src/lib/libcpu/mips/shared/cache/cache.c | 10 | ||||
-rw-r--r-- | c/src/lib/libcpu/mips/shared/cache/cache_.h | 13 |
4 files changed, 64 insertions, 0 deletions
diff --git a/c/src/lib/libcpu/mips/shared/cache/.cvsignore b/c/src/lib/libcpu/mips/shared/cache/.cvsignore new file mode 100644 index 0000000000..282522db03 --- /dev/null +++ b/c/src/lib/libcpu/mips/shared/cache/.cvsignore @@ -0,0 +1,2 @@ +Makefile +Makefile.in diff --git a/c/src/lib/libcpu/mips/shared/cache/Makefile.am b/c/src/lib/libcpu/mips/shared/cache/Makefile.am new file mode 100644 index 0000000000..ca04231141 --- /dev/null +++ b/c/src/lib/libcpu/mips/shared/cache/Makefile.am @@ -0,0 +1,39 @@ +## +## $Id$ +## + +AUTOMAKE_OPTIONS = foreign 1.4 + +VPATH = @srcdir@:@srcdir@/../../../shared/src + +C_FILES = cache.c cache_aligned_malloc.c cache_manager.c +C_O_FILES = $(C_FILES:%.c=$(ARCH)/%.o) + +H_FILES = cache_.h +INSTALLED_H_FILES = + +OBJS = $(C_O_FILES) + +include $(RTEMS_ROOT)/make/custom/@RTEMS_BSP@.cfg +include $(top_srcdir)/../../../../../automake/compile.am +include $(top_srcdir)/../../../../../automake/lib.am + +AM_CPPFLAGS += -I$(srcdir) + +$(PROJECT_INCLUDE)/libcpu: + $(mkinstalldirs) $@ + +$(PROJECT_INCLUDE)/libcpu/%.h: %.h + $(INSTALL_DATA) $< $@ + +$(PROJECT_INCLUDE)/libcpu/cache.h: $(top_srcdir)/../shared/include/cache.h + $(INSTALL_DATA) $< $@ + +PREINSTALL_FILES += $(PROJECT_INCLUDE)/libcpu \ + $(PROJECT_INCLUDE)/libcpu/cache.h + +all-local: $(ARCH) $(PREINSTALL_FILES) $(OBJS) + +EXTRA_DIST = cache.c cache_.h + +include $(top_srcdir)/../../../../../automake/local.am diff --git a/c/src/lib/libcpu/mips/shared/cache/cache.c b/c/src/lib/libcpu/mips/shared/cache/cache.c new file mode 100644 index 0000000000..9af01feffd --- /dev/null +++ b/c/src/lib/libcpu/mips/shared/cache/cache.c @@ -0,0 +1,10 @@ +/* + * Cache Management Support Routines for the MIPS + * + * $Id$ + */ + +#include <rtems.h> +#include "cache_.h" + +/* TBD */ diff --git a/c/src/lib/libcpu/mips/shared/cache/cache_.h b/c/src/lib/libcpu/mips/shared/cache/cache_.h new file mode 100644 index 0000000000..d51c4ee075 --- /dev/null +++ b/c/src/lib/libcpu/mips/shared/cache/cache_.h @@ -0,0 +1,13 @@ +/* + * MIPS Cache Manager Support + */ + +#ifndef __MIPS_CACHE_h +#define __MIPS_CACHE_h + +#include <libcpu/cache.h> + +/* TBD */ + +#endif +/* end of include file */ |