summaryrefslogtreecommitdiffstats
path: root/c/src/lib/libcpu/arm/pxa255/pmc/pmc.c
diff options
context:
space:
mode:
authorRalf Corsepius <ralf.corsepius@rtems.org>2011-02-11 09:32:25 +0000
committerRalf Corsepius <ralf.corsepius@rtems.org>2011-02-11 09:32:25 +0000
commit139ec149b26c532f69c9e38d6a8593d294dd9f50 (patch)
treef26ac67d2d54d3361d13dd03efb526a02e92306c /c/src/lib/libcpu/arm/pxa255/pmc/pmc.c
parent2011-02-11 Ralf Corsépius <ralf.corsepius@rtems.org> (diff)
downloadrtems-139ec149b26c532f69c9e38d6a8593d294dd9f50.tar.bz2
2011-02-11 Ralf Corsépius <ralf.corsepius@rtems.org>
* pxa255/pmc/pmc.c, shared/include/arm-cp15.h: Use "__asm__" instead of "asm" for improved c99-compliance.
Diffstat (limited to 'c/src/lib/libcpu/arm/pxa255/pmc/pmc.c')
-rwxr-xr-xc/src/lib/libcpu/arm/pxa255/pmc/pmc.c36
1 files changed, 18 insertions, 18 deletions
diff --git a/c/src/lib/libcpu/arm/pxa255/pmc/pmc.c b/c/src/lib/libcpu/arm/pxa255/pmc/pmc.c
index 5c5c9c0b31..559f6fe579 100755
--- a/c/src/lib/libcpu/arm/pxa255/pmc/pmc.c
+++ b/c/src/lib/libcpu/arm/pxa255/pmc/pmc.c
@@ -17,31 +17,31 @@ unsigned int xscale_read_pmc(int reg)
unsigned int val = 0;
switch(reg){
case PMC_PMNC:
- asm volatile("mrc p14,0,%0,c0,c1,0\n":"=r"(val):);
+ __asm__ volatile("mrc p14,0,%0,c0,c1,0\n":"=r"(val):);
break;
case PMC_CCNT:
- asm volatile("mrc p14,0,%0,c1,c1,0\n":"=r"(val):);
+ __asm__ volatile("mrc p14,0,%0,c1,c1,0\n":"=r"(val):);
break;
case PMC_INTEN:
- asm volatile("mrc p14,0,%0,c4,c1,0\n":"=r"(val):);
+ __asm__ volatile("mrc p14,0,%0,c4,c1,0\n":"=r"(val):);
break;
case PMC_FLAG:
- asm volatile("mrc p14,0,%0,c5,c1,0\n":"=r"(val):);
+ __asm__ volatile("mrc p14,0,%0,c5,c1,0\n":"=r"(val):);
break;
case PMC_EVTSEL:
- asm volatile("mrc p14,0,%0,c8,c1,0\n":"=r"(val):);
+ __asm__ volatile("mrc p14,0,%0,c8,c1,0\n":"=r"(val):);
break;
case PMC_PMN0:
- asm volatile("mrc p14,0,%0,c0,c2,0\n":"=r"(val):);
+ __asm__ volatile("mrc p14,0,%0,c0,c2,0\n":"=r"(val):);
break;
case PMC_PMN1:
- asm volatile("mrc p14,0,%0,c1,c2,0\n":"=r"(val):);
+ __asm__ volatile("mrc p14,0,%0,c1,c2,0\n":"=r"(val):);
break;
case PMC_PMN2:
- asm volatile("mrc p14,0,%0,c2,c2,0\n":"=r"(val):);
+ __asm__ volatile("mrc p14,0,%0,c2,c2,0\n":"=r"(val):);
break;
case PMC_PMN3:
- asm volatile("mrc p14,0,%0,c3,c2,0\n":"=r"(val):);
+ __asm__ volatile("mrc p14,0,%0,c3,c2,0\n":"=r"(val):);
break;
default:
val = 0;
@@ -54,31 +54,31 @@ void xscale_write_pmc(int reg, unsigned int val)
{
switch(reg){
case PMC_PMNC:
- asm volatile("mcr p14,0,%0,c0,c1,0\n"::"r"(val));
+ __asm__ volatile("mcr p14,0,%0,c0,c1,0\n"::"r"(val));
break;
case PMC_CCNT:
- asm volatile("mcr p14,0,%0,c1,c1,0\n"::"r"(val));
+ __asm__ volatile("mcr p14,0,%0,c1,c1,0\n"::"r"(val));
break;
case PMC_INTEN:
- asm volatile("mcr p14,0,%0,c4,c1,0\n"::"r"(val));
+ __asm__ volatile("mcr p14,0,%0,c4,c1,0\n"::"r"(val));
break;
case PMC_FLAG:
- asm volatile("mcr p14,0,%0,c5,c1,0\n"::"r"(val));
+ __asm__ volatile("mcr p14,0,%0,c5,c1,0\n"::"r"(val));
break;
case PMC_EVTSEL:
- asm volatile("mcr p14,0,%0,c8,c1,0\n"::"r"(val));
+ __asm__ volatile("mcr p14,0,%0,c8,c1,0\n"::"r"(val));
break;
case PMC_PMN0:
- asm volatile("mcr p14,0,%0,c0,c2,0\n"::"r"(val));
+ __asm__ volatile("mcr p14,0,%0,c0,c2,0\n"::"r"(val));
break;
case PMC_PMN1:
- asm volatile("mcr p14,0,%0,c1,c2,0\n"::"r"(val));
+ __asm__ volatile("mcr p14,0,%0,c1,c2,0\n"::"r"(val));
break;
case PMC_PMN2:
- asm volatile("mcr p14,0,%0,c2,c2,0\n"::"r"(val));
+ __asm__ volatile("mcr p14,0,%0,c2,c2,0\n"::"r"(val));
break;
case PMC_PMN3:
- asm volatile("mcr p14,0,%0,c3,c2,0\n"::"r"(val));
+ __asm__ volatile("mcr p14,0,%0,c3,c2,0\n"::"r"(val));
break;
default:
break;