diff options
author | Eric Norum <WENorum@lbl.gov> | 2005-07-06 00:17:28 +0000 |
---|---|---|
committer | Eric Norum <WENorum@lbl.gov> | 2005-07-06 00:17:28 +0000 |
commit | 728e17740c6d569a2e4358e4b7b118a24029840b (patch) | |
tree | 8687957766dc0e8d2be275d088100e116221ab02 /c/src/lib/libbsp/m68k/uC5282/startup/bspstart.c | |
parent | 2005-07-05 Ralf Corsepius <ralf.corsepius@rtems.org> (diff) | |
download | rtems-728e17740c6d569a2e4358e4b7b118a24029840b.tar.bz2 |
Enable CS1* and CS2* now that Arcturus bootstrap PROMs no longer take care of that for us.
Diffstat (limited to '')
-rw-r--r-- | c/src/lib/libbsp/m68k/uC5282/startup/bspstart.c | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/c/src/lib/libbsp/m68k/uC5282/startup/bspstart.c b/c/src/lib/libbsp/m68k/uC5282/startup/bspstart.c index b3c11c7cf5..48c18afad0 100644 --- a/c/src/lib/libbsp/m68k/uC5282/startup/bspstart.c +++ b/c/src/lib/libbsp/m68k/uC5282/startup/bspstart.c @@ -269,6 +269,7 @@ void bsp_start( void ) MCF5282_CS_CSMR_UD | MCF5282_CS_CSMR_V; MCF5282_CS2_CSCR = MCF5282_CS_CSCR_PS_16; + MCF5282_GPIO_PJPAR |= 0x06; } uint32_t bsp_get_CPU_clock_speed(void) |