diff options
| author | Jay Monkman <jtm@smoothsmoothie.com> | 2005-03-11 08:23:28 +0000 |
|---|---|---|
| committer | Jay Monkman <jtm@smoothsmoothie.com> | 2005-03-11 08:23:28 +0000 |
| commit | 3b9564a6dc484c18c2e38823f8932245dd764b58 (patch) | |
| tree | c9048d99e751a97042fbf627fb07cb16efdc17ba /c/src/lib/libbsp/arm | |
| parent | 2005-03-11 Jay Monkman <jtm@lopingdog.com> (diff) | |
| download | rtems-3b9564a6dc484c18c2e38823f8932245dd764b58.tar.bz2 | |
2005-03-11 Jay Monkman <jtm@lopingdog.com>
* acinclude.m4: Removed vegaplus BSP.
* vegaplus/.cvsignore, vegaplus/ChangeLog, vegaplus/Makefile.am,
vegaplus/bsp_specs, vegaplus/configure.ac, vegaplus/clock/clockdrv.c,
vegaplus/include/.cvsignore, vegaplus/include/bsp.h,
vegaplus/include/registers.h, vegaplus/include/tm27.h,
vegaplus/irq/bsp_irq_asm.S, vegaplus/irq/bsp_irq_init.c,
vegaplus/irq/irq.c, vegaplus/irq/irq.h, vegaplus/start/start.S,
vegaplus/startup/bspstart.c, vegaplus/startup/exit.c,
vegaplus/startup/linkcmds: Removed.
Diffstat (limited to 'c/src/lib/libbsp/arm')
20 files changed, 12 insertions, 2868 deletions
diff --git a/c/src/lib/libbsp/arm/ChangeLog b/c/src/lib/libbsp/arm/ChangeLog index 80c12cebc7..08e0fdf48b 100644 --- a/c/src/lib/libbsp/arm/ChangeLog +++ b/c/src/lib/libbsp/arm/ChangeLog @@ -1,3 +1,15 @@ +2005-03-11 Jay Monkman <jtm@lopingdog.com> + + * acinclude.m4: Removed vegaplus BSP. + * vegaplus/.cvsignore, vegaplus/ChangeLog, vegaplus/Makefile.am, + vegaplus/bsp_specs, vegaplus/configure.ac, vegaplus/clock/clockdrv.c, + vegaplus/include/.cvsignore, vegaplus/include/bsp.h, + vegaplus/include/registers.h, vegaplus/include/tm27.h, + vegaplus/irq/bsp_irq_asm.S, vegaplus/irq/bsp_irq_init.c, + vegaplus/irq/irq.c, vegaplus/irq/irq.h, vegaplus/start/start.S, + vegaplus/startup/bspstart.c, vegaplus/startup/exit.c, + vegaplus/startup/linkcmds: Removed. + 2005-03-11 Philippe Simons <loki_666@fastmail.fm> * acinclude.m4: Added gp32 BSP. diff --git a/c/src/lib/libbsp/arm/acinclude.m4 b/c/src/lib/libbsp/arm/acinclude.m4 index 51bcf2e812..ca8f5560ea 100644 --- a/c/src/lib/libbsp/arm/acinclude.m4 +++ b/c/src/lib/libbsp/arm/acinclude.m4 @@ -12,8 +12,6 @@ AC_DEFUN([RTEMS_CHECK_BSPDIR], AC_CONFIG_SUBDIRS([edb7312]);; gp32 ) AC_CONFIG_SUBDIRS([gp32]);; - vegaplus ) - AC_CONFIG_SUBDIRS([vegaplus]);; *) AC_MSG_ERROR([Invalid BSP]);; esac diff --git a/c/src/lib/libbsp/arm/vegaplus/.cvsignore b/c/src/lib/libbsp/arm/vegaplus/.cvsignore deleted file mode 100644 index bfdfd995be..0000000000 --- a/c/src/lib/libbsp/arm/vegaplus/.cvsignore +++ /dev/null @@ -1,14 +0,0 @@ -aclocal.m4 -autom4te*.cache -config.cache -config.guess -config.log -config.status -config.sub -configure -depcomp -install-sh -Makefile -Makefile.in -missing -mkinstalldirs diff --git a/c/src/lib/libbsp/arm/vegaplus/ChangeLog b/c/src/lib/libbsp/arm/vegaplus/ChangeLog deleted file mode 100644 index 68191a225b..0000000000 --- a/c/src/lib/libbsp/arm/vegaplus/ChangeLog +++ /dev/null @@ -1,378 +0,0 @@ -2005-01-07 Ralf Corsepius <ralf.corsepius@rtems.org> - - * Makefile.am: Eliminate CFLAGS_OPTIMIZE_V. - -2005-01-02 Ralf Corsepius <ralf.corsepius@rtems.org> - - * Makefile.am: Remove build-variant support. - -2004-11-05 Joel Sherrill <joel@OARcorp.com> - - * startup/linkcmds: Add .gnu.linkonce.b section. - -2004-09-24 Ralf Corsepius <ralf_corsepius@rtems.org> - - * configure.ac: Require automake > 1.9. - -2004-04-23 Ralf Corsepius <ralf_corsepius@rtems.org> - - PR 610/bsps - * Makefile.am: Add include/tm27.h, Cosmetics. - * include/tm27.h: Final cosmetics. - -2004-04-22 Ralf Corsepius <ralf_corsepius@rtems.org> - - * include/bsp.h: Split out tmtest27 support. - * include/tm27.h: New. - -2004-04-01 Ralf Corsepius <ralf_corsepius@rtems.org> - - * include/bsp.h: Include <rtems/clockdrv.h> instead of <clockdrv.h>. - * include/bsp.h: Include <rtems/console.h> instead of <console.h>. - * include/bsp.h: Include <rtems/iosupp.h> instead of <iosupp.h>. - -2004-03-31 Ralf Corsepius <ralf_corsepius@rtems.org> - - * startup/bspstart.c: Convert to using c99 fixed size types. - -2004-03-03 Joel Sherrill <joel@OARcorp.com> - - * startup/linkcmds: Add more memory so tests can link. This is a - generic BSP for a CPU model so OK to do this. - -2004-02-19 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * Makefile.am: Reflect changes to bsp.am. - Preinstall dist_project_lib*. - -2004-02-14 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * Makefile.am: Reflect changes to bsp.am. - -2004-02-12 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * Makefile.am: Use CPPASCOMPILE instead of CCASCOMPILE. - -2004-02-06 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * Makefile.am: Pickup files from ../../arm/shared instead of - ../shared. Reformat. - -2004-01-28 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * configure.ac: Add nostdinc to AUTOMAKE_OPTIONS. - Add RTEMS_PROG_CCAS. - -2004-01-28 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * Makefile.am: Merge-in clock/Makefile.am, console/Makefile.am, - irq/Makefile.am, start/Makefile.am, startup/Makefile.am, - timer/Makefile.am, wrapup/Makefile.am. Use automake compilation rules. - * clock/Makefile.am, console/Makefile.am, irq/Makefile.am, - start/Makefile.am, startup/Makefile.am, timer/Makefile.am, - wrapup/Makefile.am: Remove. - * configure.ac: Reflect changes above. - -2004-01-21 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * Makefile.am: Add PREINSTALL_DIRS. - * irq/Makefile.am: Ditto. - -2004-01-14 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * Makefile.am: Re-add dirstamps to PRE/TMPINSTALL_FILES. - Add PRE/TMPINSTALL_FILES to CLEANFILES. - * irq/Makefile.am: Ditto. - * start/Makefile.am: Ditto. - * startup/Makefile.am: Ditto. - -2004-01-05 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * wrapup/Makefile.am: Eliminate $(LIB). - Use noinst_DATA to trigger building libbsp.a. - -2003-12-15 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - PR 541/bsps - * startup/linkcmds: Remove SEARCH_DIR. - -2003-12-13 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * start/Makefile.am: s,${PROJECT_RELEASE}/lib,$(PROJECT_LIB),g. - * startup/Makefile.am: s,${PROJECT_RELEASE}/lib,$(PROJECT_LIB),g. - -2003-12-12 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * irq/Makefile.am: Use mkdir_p. Remove dirs from PRE/TMPINSTALL_FILES. - * start/Makefile.am: Use mkdir_p. Remove dirs from PRE/TMPINSTALL_FILES. - * startup/Makefile.am: Use mkdir_p. Remove dirs from PRE/TMPINSTALL_FILES. - -2003-12-12 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * configure.ac: Require automake >= 1.8, autoconf >= 2.59. - -2003-12-09 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * start/Makefile.am: Misc cleanups and fixes. - * startup/Makefile.am: Misc cleanups and fixes. - * wrapup/Makefile.am: Misc cleanups and fixes. - -2003-12-02 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * clock/Makefile.am: Remove all-local: $(ARCH). - * console/Makefile.am: Remove all-local: $(ARCH). - * irq/Makefile.am: Remove all-local: $(ARCH). - * startup/Makefile.am: Remove all-local: $(ARCH). - * timer/Makefile.am: Remove all-local: $(ARCH). - * wrapup/Makefile.am: Remove all-local: $(ARCH). - -2003-09-29 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * Makefile.am: Merge-in include/Makefile.am. - Reflect changes to bsp.am. - * include/Makefile.am: Remove. - * configure.ac: Reflect changes above. - -2003-09-17 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * bsp_specs: Remove *lib:. - -2003-09-04 Joel Sherrill <joel@OARcorp.com> - - * include/bsp.h, include/registers.h, irq/bsp_irq_asm.S, - irq/bsp_irq_init.c, irq/irq.c, irq/irq.h, start/start.S, - startup/bspstart.c, startup/exit.c: URL for license changed. - -2003-08-18 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * Makefile.am: Reflect having moved aclocal/. - -2003-08-16 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * Makefile.am: Reflect having moved automake/. - * clock/Makefile.am: Reflect having moved automake/. - * console/Makefile.am: Reflect having moved automake/. - * include/Makefile.am: Reflect having moved automake/. - * irq/Makefile.am: Reflect having moved automake/. - * start/Makefile.am: Reflect having moved automake/. - * startup/Makefile.am: Reflect having moved automake/. - * timer/Makefile.am: Reflect having moved automake/. - * wrapup/Makefile.am: Reflect having moved automake/. - -2003-08-11 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * configure.ac: Use rtems-bugs@rtems.com as bug report email address. - -2003-08-06 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - PR 445/bsps - * bsp_specs: Remove -D__embedded__ -Asystem(embedded) from cpp. - Remove cpp, old_cpp (now unused). - -2003-08-06 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - PR 444/bsps - * bsp_specs: Remove -DUSE_ENHANCED_INTR_API. - -2003-03-06 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * configure.ac: Remove AC_CONFIG_AUX_DIR. - -2003-02-11 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * configure.ac: AM_INIT_AUTOMAKE([1.7.2]). - -2003-02-11 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * configure.ac: AC_PREREQ(2.57). - -2003-01-20 Joel Sherrill <joel@OARcorp.com> - - * startup/linkcmds: Add FreeBSD SYSCTL() sections for networking. - -2002-12-13 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * clock/Makefile.am: Don't include @RTEMS_BSP@.cfg. - * console/Makefile.am: Don't include @RTEMS_BSP@.cfg. - * irq/Makefile.am: Don't include @RTEMS_BSP@.cfg. - * start/Makefile.am: Don't include @RTEMS_BSP@.cfg. - * startup/Makefile.am: Don't include @RTEMS_BSP@.cfg. - * timer/Makefile.am: Don't include @RTEMS_BSP@.cfg. - -2002-12-12 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * start/Makefile.am: Use install-data-local to install startfile. - -2002-12-10 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * wrapup/Makefile.am: Don't include @RTEMS_BSP@.cfg. - -2002-10-21 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * .cvsignore: Reformat. - Add autom4te*cache. - Remove autom4te.cache. - -2002-08-21 Joel Sherrill <joel@OARcorp.com> - - * bsp_specs: Added support for -nostdlibs. - -2002-08-11 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * clock/Makefile.am: Use .$(OBJEXT) instead of .o. - * console/Makefile.am: Use .$(OBJEXT) instead of .o. - * irq/Makefile.am: Use .$(OBJEXT) instead of .o. - * start/Makefile.am: Use .$(OBJEXT) instead of .o. - * startup/Makefile.am: Use .$(OBJEXT) instead of .o. - * timer/Makefile.am: Use .$(OBJEXT) instead of .o. - * wrapup/Makefile.am: Use .$(OBJEXT) instead of .o. - -2002-07-20 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * start/Makefile.am: Eliminate PGM. - Add bsplib_DATA = $(PROJECT_RELEASE)/lib/start$(LIB_VARIANT).o. - -2002-07-19 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * startup/Makefile.am: Add bsplib_DATA = linkcmds. - -2002-07-17 Jay Monkman <jtm@smoothsmoothie.com> - - * irq_bsp_irq_asm.S: Update to reflect irq_asm modifications. - -2002-07-04 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * wrapup/Makefile.am: Eliminate TMPINSTALL_FILES. - Remove $(OBJS) from all-local. - -2002-07-04 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * wrapup/Makefile.am: Add $(LIB) to all-local. - -2002-06-29 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * wrapup/Makefile.am: Remove preinstallation of libbsp.a, - -2001-05-09 Joel Sherrill <joel@OARcorp.com> - - * startup/linkcmds: In support of gcc 3.1, added one of more - of the sections .jcr, .rodata*, .data.*, .gnu.linkonce.s2.*, - .gnu.linkonce.sb2.*, and .gnu.linkonce.s.*. Spacing corrections - and direction of segments to memory regions may also have been - addressed. This was a sweep across all BSPs. - -2002-03-27 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * configure.ac: - AC_INIT(package,_RTEMS_VERSION,_RTEMS_BUGS). - AM_INIT_AUTOMAKE([no-define foreign 1.6]). - * clock/Makefile.am: Remove AUTOMAKE_OPTIONS. - * Makefile.am: Remove AUTOMAKE_OPTIONS. - * console/Makefile.am: Remove AUTOMAKE_OPTIONS. - * include/Makefile.am: Remove AUTOMAKE_OPTIONS. - * irq/Makefile.am: Remove AUTOMAKE_OPTIONS. - * start/Makefile.am: Remove AUTOMAKE_OPTIONS. - * startup/Makefile.am: Remove AUTOMAKE_OPTIONS. - * timer/Makefile.am: Remove AUTOMAKE_OPTIONS. - * wrapup/Makefile.am: Remove AUTOMAKE_OPTIONS. - -2002-01-03 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * startup/exit.c: Include rtems/bspIo.h instead of bspIo.h. - -2001-12-22 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * bsp_specs: Replace -lrtemsall with -lrtemsbsp -lrtemscpu, - replace -lrtemsall_g with -lrtemsbsp_g -lrtemscpu_g. - -2001-11-30 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * configure.ac: Introduce RTEMS_BSP_CONFIGURE. - -2001-10-17 Joel Sherrill <joel@OARcorp.com> - - * timer: New subdirectory. - * timer/Makefile.am: New file. - * timer/.cvsignore: New file. - * Makefile.am: Modified to reflect above. - * configure.ac: Ditto. - * wrapup/Makefile.am: Ditto. - * include/bsp.h: Stubs to let tm27 compile and link. - -2001-10-11 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * .cvsignore: Add autom4te.cache for autoconf > 2.52. - * configure.in: Remove. - * configure.ac: New file, generated from configure.in by autoupdate. - -2001-09-27 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * include/Makefile.am: Use 'CLEANFILES ='. - * include/Makefile.am: Use 'TMPINSTALL_FILES ='. - * irq/Makefile.am: Use 'PREINSTALL_FILES ='. - -2001-05-22 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * configure.in: Add include/bspopts.h. - * irq/Makefile.am: Use *_HEADERS instead of *H_FILES. - * include/.cvsignore: Add bspopts.h*, coverhd.h, stamp-h*. - * include/Makefile.am: Add bspopts.h, Use *_HEADER instead of *H_FILES. - * include/bsp.h: Add bspopts.h. - -2001-05-10 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * configure.in: Use RTEMS_PROG_CC_FOR_TARGET([-ansi -fasm]). - -2001-01-08 Joel Sherrill <joel@OARcorp.com> - - * include/bsp.h: Added closing brace for extern C. - -2001-01-03 Joel Sherrill <joel@OARcorp.com> - - * clock: New directory with stub clock driver. - * clock/.cvsignore, clock/Makefile.am, clock/clockdrv.c: New files. - * Makefile.am, configure.in, wrapup/Makefile.am: Modified - to reflect above. - -2000-12-06 Joel Sherrill <joel@OARcorp.com> - - * startup/bspstart.c: Removed call of console_reserve_resources(). - * comm/console.c: Added casts to eliminate warnings. - -2000-11-10 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * Makefile.am, console/Makefile.am, include/Makefile.am, - start/Makefile.am: VPATH was not setup correctly - -2000-11-09 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * Makefile.am: Use ... instead of RTEMS_TOPdir in ACLOCAL_AMFLAGS. - -2000-11-02 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * Makefile.am: Switch to ACLOCAL_AMFLAGS = -I $(RTEMS_TOPdir)/aclocal. - -2000-11-01 Joel Sherrill <joel@OARcorp.com> - - * startup/bspstart.c: assoc.h, error.h, libio_.h, libio.h, - and libcsupport.h moved from libc to lib/include/rtems and - now must be referenced as <rtems/XXX.h>. Header file order - was cleaned up while doing this. - -2000-10-27 Ralf Corsepius <corsepiu@faw.uni-ulm.de> - - * Makefile.am: ACLOCAL_AMFLAGS= -I $(RTEMS_TOPdir)/macros. - Switch to GNU canonicalization. - -2000-09-13 Joel Sherrill <joel@OARcorp.com> - - * Makefile.am, bsp_specs, configure.in, console/Makefile.am, - include/Makefile.am, irq/Makefile.am, irq/irq.c, start/Makefile.am, - startup/Makefile.am, startup/exit.c, wrapup/Makefile.am: - Made to conform to current practice concerning automake and - autoconf. Corrected minor warnings. - -2000-09-13 Emmanuel Raguet <raguet@crf.canon.fr> - - * vegaplus BSP submitted by Emmanuel Raguet <raguet@crf.canon.fr> and - Eric Valette <valette@crf.canon.fr>. diff --git a/c/src/lib/libbsp/arm/vegaplus/Makefile.am b/c/src/lib/libbsp/arm/vegaplus/Makefile.am deleted file mode 100644 index 32e54bc403..0000000000 --- a/c/src/lib/libbsp/arm/vegaplus/Makefile.am +++ /dev/null @@ -1,124 +0,0 @@ -## -## $Id$ -## - -ACLOCAL_AMFLAGS = -I ../../../../aclocal - -include $(top_srcdir)/../../../../automake/compile.am -include $(top_srcdir)/../../bsp.am - -dist_project_lib_DATA = bsp_specs - -include_HEADERS = include/bsp.h -include_HEADERS += include/tm27.h - -nodist_include_HEADERS = include/bspopts.h -DISTCLEANFILES = include/bspopts.h - -noinst_PROGRAMS = - -include_HEADERS += include/registers.h - -nodist_include_HEADERS += ../../shared/include/coverhd.h - -EXTRA_DIST = start/start.S -start.$(OBJEXT): start/start.S - $(CPPASCOMPILE) -DASM -o $@ -c $< -project_lib_DATA = start.$(OBJEXT) - -dist_project_lib_DATA += startup/linkcmds - -noinst_PROGRAMS += startup.rel -startup_rel_SOURCES = ../../shared/bsplibc.c ../../shared/bsppost.c \ - startup/bspstart.c startup/exit.c ../../shared/bootcard.c \ - ../../shared/main.c ../../shared/sbrk.c \ - ../../shared/gnatinstallhandler.c -startup_rel_CPPFLAGS = $(AM_CPPFLAGS) -startup_rel_LDFLAGS = $(RTEMS_RELLDFLAGS) - -include_HEADERS += irq/irq.h - -noinst_PROGRAMS += irq.rel -irq_rel_SOURCES = irq/irq.c ../../arm/shared/irq/irq_init.c \ - irq/bsp_irq_init.c ../../arm/shared/irq/irq_asm.S irq/bsp_irq_asm.S \ - irq/irq.h -irq_rel_CPPFLAGS = $(AM_CPPFLAGS) -irq_rel_LDFLAGS = $(RTEMS_RELLDFLAGS) - -noinst_PROGRAMS += clock.rel -clock_rel_SOURCES = clock/clockdrv.c -clock_rel_CPPFLAGS = $(AM_CPPFLAGS) -clock_rel_LDFLAGS = $(RTEMS_RELLDFLAGS) - -noinst_PROGRAMS += console.rel -console_rel_SOURCES = ../../arm/shared/comm/uart.c \ - ../../arm/shared/comm/console.c -console_rel_CPPFLAGS = $(AM_CPPFLAGS) -console_rel_LDFLAGS = $(RTEMS_RELLDFLAGS) - -noinst_PROGRAMS += timer.rel -timer_rel_SOURCES = ../../shared/timerstub.c -timer_rel_CPPFLAGS = $(AM_CPPFLAGS) -timer_rel_LDFLAGS = $(RTEMS_RELLDFLAGS) - -noinst_LIBRARIES = libbsp.a -libbsp_a_SOURCES = -libbsp_a_LIBADD = clock.rel console.rel startup.rel irq.rel timer.rel - -all-local: $(PREINSTALL_FILES) $(TMPINSTALL_FILES) - -PREINSTALL_DIRS = -PREINSTALL_FILES = -TMPINSTALL_FILES = - -$(PROJECT_INCLUDE)/$(dirstamp): - @$(mkdir_p) $(PROJECT_INCLUDE) - @: > $(PROJECT_INCLUDE)/$(dirstamp) -PREINSTALL_DIRS += $(PROJECT_INCLUDE)/$(dirstamp) - -$(PROJECT_LIB)/$(dirstamp): - @$(mkdir_p) $(PROJECT_LIB) - @: > $(PROJECT_LIB)/$(dirstamp) -PREINSTALL_DIRS += $(PROJECT_LIB)/$(dirstamp) - -$(PROJECT_LIB)/bsp_specs: bsp_specs $(PROJECT_LIB)/$(dirstamp) - $(INSTALL_DATA) $< $(PROJECT_LIB)/bsp_specs -PREINSTALL_FILES += $(PROJECT_LIB)/bsp_specs - -$(PROJECT_INCLUDE)/bsp.h: include/bsp.h $(PROJECT_INCLUDE)/$(dirstamp) - $(INSTALL_DATA) $< $(PROJECT_INCLUDE)/bsp.h -PREINSTALL_FILES += $(PROJECT_INCLUDE)/bsp.h - -$(PROJECT_INCLUDE)/tm27.h: include/tm27.h $(PROJECT_INCLUDE)/$(dirstamp) - $(INSTALL_DATA) $< $(PROJECT_INCLUDE)/tm27.h -PREINSTALL_FILES += $(PROJECT_INCLUDE)/tm27.h - -$(PROJECT_INCLUDE)/bspopts.h: include/bspopts.h $(PROJECT_INCLUDE)/$(dirstamp) - $(INSTALL_DATA) $< $(PROJECT_INCLUDE)/bspopts.h -PREINSTALL_FILES += $(PROJECT_INCLUDE)/bspopts.h - -$(PROJECT_INCLUDE)/registers.h: include/registers.h $(PROJECT_INCLUDE)/$(dirstamp) - $(INSTALL_DATA) $< $(PROJECT_INCLUDE)/registers.h -PREINSTALL_FILES += $(PROJECT_INCLUDE)/registers.h - -$(PROJECT_INCLUDE)/coverhd.h: ../../shared/include/coverhd.h $(PROJECT_INCLUDE)/$(dirstamp) - $(INSTALL_DATA) $< $(PROJECT_INCLUDE)/coverhd.h -PREINSTALL_FILES += $(PROJECT_INCLUDE)/coverhd.h - -$(PROJECT_LIB)/start.$(OBJEXT): start.$(OBJEXT) $(PROJECT_LIB)/$(dirstamp) - $(INSTALL_DATA) $< $(PROJECT_LIB)/start.$(OBJEXT) -TMPINSTALL_FILES += $(PROJECT_LIB)/start.$(OBJEXT) - -$(PROJECT_LIB)/linkcmds: startup/linkcmds $(PROJECT_LIB)/$(dirstamp) - $(INSTALL_DATA) $< $(PROJECT_LIB)/linkcmds -PREINSTALL_FILES += $(PROJECT_LIB)/linkcmds - -$(PROJECT_INCLUDE)/irq.h: irq/irq.h $(PROJECT_INCLUDE)/$(dirstamp) - $(INSTALL_DATA) $< $(PROJECT_INCLUDE)/irq.h -PREINSTALL_FILES += $(PROJECT_INCLUDE)/irq.h - -CLEANFILES = $(PREINSTALL_FILES) -DISTCLEANFILES += $(PREINSTALL_DIRS) -CLEANFILES += $(TMPINSTALL_FILES) - -include $(top_srcdir)/../../../../automake/local.am diff --git a/c/src/lib/libbsp/arm/vegaplus/bsp_specs b/c/src/lib/libbsp/arm/vegaplus/bsp_specs deleted file mode 100644 index f106e3a4f7..0000000000 --- a/c/src/lib/libbsp/arm/vegaplus/bsp_specs +++ /dev/null @@ -1,12 +0,0 @@ -%rename endfile old_endfile -%rename startfile old_startfile -%rename link old_link - -*startfile: -%{!qrtems: %(old_startfile)} %{!nostdlib: %{qrtems: \ -%{!qrtems_debug: start.o%s crtbegin.o%s} \ -%{qrtems_debug: start_g.o%s crtbegin.o%s}}} - -*link: -%{!qrtems: %(old_link)} %{qrtems: -Qy -dp -Bstatic -N -e _start} - diff --git a/c/src/lib/libbsp/arm/vegaplus/clock/clockdrv.c b/c/src/lib/libbsp/arm/vegaplus/clock/clockdrv.c deleted file mode 100644 index f61b66e42d..0000000000 --- a/c/src/lib/libbsp/arm/vegaplus/clock/clockdrv.c +++ /dev/null @@ -1,21 +0,0 @@ -/* - * Instantiate the clock driver shell. - * - * Since there is no clock source on the simulator, all we do is - * make sure it will build. - * - * $Id$ - */ - -#define CLOCK_VECTOR 0 - -#define Clock_driver_support_at_tick() - -#define Clock_driver_support_install_isr( _new, _old ) \ - do { _old = 0; } while(0) - -#define Clock_driver_support_initialize_hardware() - -#define Clock_driver_support_shutdown_hardware() - -#include "../../../shared/clockdrv_shell.c" diff --git a/c/src/lib/libbsp/arm/vegaplus/configure.ac b/c/src/lib/libbsp/arm/vegaplus/configure.ac deleted file mode 100644 index b0a3240486..0000000000 --- a/c/src/lib/libbsp/arm/vegaplus/configure.ac +++ /dev/null @@ -1,20 +0,0 @@ -## Process this file with autoconf to produce a configure script. -## -## $Id$ - -AC_PREREQ(2.59) -AC_INIT([rtems-c-src-lib-libbsp-arm-vegaplus],[_RTEMS_VERSION],[rtems-bugs@rtems.com]) -AC_CONFIG_SRCDIR([bsp_specs]) -RTEMS_TOP(../../../../../..) - -RTEMS_CANONICAL_TARGET_CPU -AM_INIT_AUTOMAKE([no-define nostdinc foreign 1.9]) -RTEMS_BSP_CONFIGURE - -RTEMS_PROG_CC_FOR_TARGET([-ansi -fasm]) -RTEMS_CANONICALIZE_TOOLS -RTEMS_PROG_CCAS - -# Explicitly list all Makefiles here -AC_CONFIG_FILES([Makefile]) -AC_OUTPUT diff --git a/c/src/lib/libbsp/arm/vegaplus/include/.cvsignore b/c/src/lib/libbsp/arm/vegaplus/include/.cvsignore deleted file mode 100644 index a5ec19cd0a..0000000000 --- a/c/src/lib/libbsp/arm/vegaplus/include/.cvsignore +++ /dev/null @@ -1,6 +0,0 @@ -coverhd.h -bspopts.h -bspopts.h.in -stamp-h -stamp-h.in - diff --git a/c/src/lib/libbsp/arm/vegaplus/include/bsp.h b/c/src/lib/libbsp/arm/vegaplus/include/bsp.h deleted file mode 100644 index 1315763eb4..0000000000 --- a/c/src/lib/libbsp/arm/vegaplus/include/bsp.h +++ /dev/null @@ -1,36 +0,0 @@ -/*-------------------------------------------------------------------------+ -| bsp.h - ARM BSP -+--------------------------------------------------------------------------+ -| This include file contains definitions related to the ARM BSP. -+--------------------------------------------------------------------------+ -| -| Copyright (c) Canon Research France SA.] -| Emmanuel Raguet, mailto:raguet@crf.canon.fr -| -| The license and distribution terms for this file may be -| found in found in the file LICENSE in this distribution or at -| http://www.rtems.com/license/LICENSE. -| -| $Id$ -+--------------------------------------------------------------------------*/ - -#ifndef __BSP_H_ -#define __BSP_H_ - -#ifdef __cplusplus -extern "C" { -#endif - -#include <bspopts.h> - -#include <rtems.h> -#include <rtems/iosupp.h> -#include <rtems/console.h> -#include <rtems/clockdrv.h> - -#ifdef __cplusplus -} -#endif - -#endif /* __BSP_H_ */ -/* end of include file */ diff --git a/c/src/lib/libbsp/arm/vegaplus/include/registers.h b/c/src/lib/libbsp/arm/vegaplus/include/registers.h deleted file mode 100644 index c11fc851c3..0000000000 --- a/c/src/lib/libbsp/arm/vegaplus/include/registers.h +++ /dev/null @@ -1,1102 +0,0 @@ -/* - * VEGA PLUS registers declaration - * - * Copyright (c) 2000 Canon Research France SA. - * Emmanuel Raguet, mailto:raguet@crf.canon.fr - * - * The license and distribution terms for this file may be - * found in found in the file LICENSE in this distribution or at - * http://www.rtems.com/license/LICENSE. - * - */ - -#ifndef __LMREGS_H__ -#define __LMREGS_H__ - -/* - * VARIABLE DECLARATION - ****************************************************************************** - */ - -/* register area size */ -#define LM_REG_AREA_SIZ (0x4000/4) - -/*** Register mapping : defined by indexes in an array ***/ -/*** NOTE : only 1 register every 4 byte address location (+ some holes) */ -#ifndef __asm__ -extern volatile unsigned long *Regs; /* Chip registers */ -#endif - -/****************************************************************************** - * RADIO CONTROLLER BLOCK 0x0C00 - 0x0FFF * - ****************************************************************************** - */ - -#define RC_BASE 0xC00 - -#define RCCNTL ((RC_BASE+0x00)/4) -#define RCIOCNTL0 ((RC_BASE+0x04)/4) -#define RCIOCNTL1 ((RC_BASE+0x08)/4) -#define SYNTCNTL0 ((RC_BASE+0x0C)/4) -#define SYNTCNTL1 ((RC_BASE+0x10)/4) -#define SYNTCNTL2 ((RC_BASE+0x14)/4) -#define SYNTFCNTL ((RC_BASE+0x18)/4) -#define SYNTPCNTL ((RC_BASE+0x1C)/4) -#define RSSICNTL ((RC_BASE+0x20)/4) -#define RSSIBASEL ((RC_BASE+0x24)/4) -#define RSSIBASEH ((RC_BASE+0x28)/4) -#define CURRSSI ((RC_BASE+0x2C)/4) -#define RFSCAN ((RC_BASE+0x30)/4) -#define CURRF ((RC_BASE+0x34)/4) -#define CURRSSIA ((RC_BASE+0x38)/4) -#define CURRSSIB ((RC_BASE+0x3C)/4) -#define CURRSSIAB ((RC_BASE+0x40)/4) -#define ADCDATAL ((RC_BASE+0x44)/4) -#define ADCDATAH ((RC_BASE+0x48)/4) -#define SLICECNTL ((RC_BASE+0x4C)/4) -#define RCIOCNTL2 ((RC_BASE+0x50)/4) -#define RCIOCNTL3 ((RC_BASE+0x54)/4) -#define ADCREF1L ((RC_BASE+0x58)/4) -#define ADCREF1H ((RC_BASE+0x5C)/4) -#define ADCREF2L ((RC_BASE+0x60)/4) -#define ADCREF2H ((RC_BASE+0x64)/4) -#define ADCCNTL1 ((RC_BASE+0x68)/4) -#define ADCCNTL2 ((RC_BASE+0x6C)/4) -#define TESTREG ((RC_BASE+0x70)/4) -#define SYNTLCNTL ((RC_BASE+0x74)/4) -#define SYNTCNTL3 ((RC_BASE+0x78)/4) -#define ADCPERIOD ((RC_BASE+0x7C)/4) -#define SYNTIOCNTL ((RC_BASE+0x80)/4) /* added 30/08/99 */ - -/* modified 30/08/99 by LHT */ -#define SHAPE0 ((RC_BASE+0x100)/4) /* previously 0x80 */ -#define SHAPE1 ((RC_BASE+0x104)/4) -#define SHAPE2 ((RC_BASE+0x108)/4) -#define SHAPE3 ((RC_BASE+0x10C)/4) -#define SHAPE4 ((RC_BASE+0x110)/4) -#define SHAPE5 ((RC_BASE+0x114)/4) -#define SHAPE6 ((RC_BASE+0x118)/4) -#define SHAPE7 ((RC_BASE+0x11C)/4) -#define SHAPE8 ((RC_BASE+0x120)/4) -#define SHAPE9 ((RC_BASE+0x124)/4) -#define SHAPE10 ((RC_BASE+0x128)/4) -#define SHAPE11 ((RC_BASE+0x12C)/4) -#define SHAPE12 ((RC_BASE+0x130)/4) -#define SHAPERMID ((RC_BASE+0x134)/4) -#define SHAPERCNTL ((RC_BASE+0x138)/4) -#define CURSHAPE ((RC_BASE+0x13C)/4) - -/** PLP BLOCK 0x1400 - 0x17FF */ - -#define PLP_BASE 0x1400 -#define DCNTL0 ((PLP_BASE+0x00)/4) -#define DCNTL1 ((PLP_BASE+0x04)/4) -#define SYNC0 ((PLP_BASE+0x08)/4) -#define SYNC1 ((PLP_BASE+0x0C)/4) -#define RXSTARTDL ((PLP_BASE+0x10)/4) -#define TXSTARTDL ((PLP_BASE+0x14)/4) -#define RXSTOPDL ((PLP_BASE+0x1C)/4) -#define RXSYNCT ((PLP_BASE+0x20)/4) -#define HALF_TXSLOT ((PLP_BASE+0x24)/4) -#define SCB_NUMBER ((PLP_BASE+0x28)/4) -#define SCB_OPPNUMBER ((PLP_BASE+0x2C)/4) -#define TXFRAME ((PLP_BASE+0x40)/4) -#define MSLTPTR ((PLP_BASE+0x44)/4) -#define CLOCK_CORR ((PLP_BASE+0x48)/4) -#define PRESYNC ((PLP_BASE+0x4C)/4) -#define PLPFINE ((PLP_BASE+0x50)/4) -#define PLPINDEL ((PLP_BASE+0x54)/4) -#define TXRXSKW ((PLP_BASE+0x58)/4) -#define PLPALIN ((PLP_BASE+0x5C)/4) -#define SUSPRFCNTL ((PLP_BASE+0x60)/4) -#define SUSPCNTL ((PLP_BASE+0x64)/4) -#define SUSPFC ((PLP_BASE+0x68)/4) -#define TSTCNTL ((PLP_BASE+0x6C)/4) -#define TSTDST ((PLP_BASE+0x70)/4) -#define TSTTXD ((PLP_BASE+0x74)/4) -#define TSTRXD ((PLP_BASE+0x78)/4) -#define PLPID ((PLP_BASE+0x7C)/4) - -/** ENCRYPTION ENGINE 0x1800 - 0x1BFF */ - -#define EE_BASE 0x1800 -#define EECNTL ((EE_BASE+0x00)/4) -#define EEBASEL ((EE_BASE+0x08)/4) -#define EEBASEH ((EE_BASE+0x0C)/4) -#define MFL ((EE_BASE+0x10)/4) -#define MFM ((EE_BASE+0x14)/4) -#define MFH ((EE_BASE+0x18)/4) - -/** TELEPHONE ANSWERING DEVICE 0x1C00 - 0x1FFF */ - -#define TAD_BASE 0x1C00 -#define TADCNTL ((TAD_BASE+0x00)/4) -#define TADCODE1 ((TAD_BASE+0x04)/4) -#define TADCODE2 ((TAD_BASE+0x08)/4) -#define TADCODE3 ((TAD_BASE+0x0C)/4) -#define TADSTAT ((TAD_BASE+0x10)/4) -#define TADADDRL ((TAD_BASE+0x14)/4) -#define TADADDRM ((TAD_BASE+0x18)/4) -#define TADADDRH ((TAD_BASE+0x1C)/4) -#define TADLEN ((TAD_BASE+0x20)/4) -#define TADAUXDAT1 ((TAD_BASE+0x24)/4) -#define TADAUXDAT2 ((TAD_BASE+0x28)/4) -#define TADSHMEML ((TAD_BASE+0x2C)/4) -#define TADSHMEMH ((TAD_BASE+0x30)/4) -#define TADCMD ((TAD_BASE+0x34)/4) - -/** VOICE INTERFACE BLOCK 0x2000 - 0x23FF */ - -#define PAINT_BASE 0x2000 -#define PAINTCNTL ((PAINT_BASE+0x00)/4) -#define PAINTPLLCNTL ((PAINT_BASE+0x08)/4) -#define PAINTPLLSTAT ((PAINT_BASE+0x0C)/4) -#define VBAFECNTL ((PAINT_BASE+0x10)/4) -#define VBAFEAMP ((PAINT_BASE+0x14)/4) -#define VBAFEPREAMP ((PAINT_BASE+0x18)/4) -#define PCMAUX ((PAINT_BASE+0x1C)/4) -#define PCM0RX ((PAINT_BASE+0x20)/4) -#define PCM0TX ((PAINT_BASE+0x24)/4) -#define PCM1RX ((PAINT_BASE+0x28)/4) -#define PCM1TX ((PAINT_BASE+0x2C)/4) -#define ADPCM0RX ((PAINT_BASE+0x30)/4) -#define ADPCM0TX ((PAINT_BASE+0x34)/4) -#define ADPCM1RX ((PAINT_BASE+0x38)/4) -#define ADPCM1TX ((PAINT_BASE+0x3C)/4) -#define MPDCNTL ((PAINT_BASE+0x40)/4) -#define MPDREADY ((PAINT_BASE+0x44)/4) -#define MPDABS ((PAINT_BASE+0x48)/4) -#define MPDS1 ((PAINT_BASE+0x4C)/4) -#define MPDS2 ((PAINT_BASE+0x50)/4) -#define HPPCMCNTL ((PAINT_BASE+0x60)/4) -#define HPOUT ((PAINT_BASE+0x64)/4) -#define HPIN ((PAINT_BASE+0x68)/4) -#define PAINTBASE0 ((PAINT_BASE+0x70)/4) -#define PAINTBASE1 ((PAINT_BASE+0x74)/4) -#define G726AI0 ((PAINT_BASE+0x80)/4) -#define G726AI1 ((PAINT_BASE+0x84)/4) -#define G726GAIN0 ((PAINT_BASE+0x88)/4) -#define G726GAIN1 ((PAINT_BASE+0x8C)/4) -#define G726VOL ((PAINT_BASE+0x90)/4) -#define G726GST ((PAINT_BASE+0x94)/4) -#define G726CNTL0 ((PAINT_BASE+0x98)/4) -#define G726CNTL1 ((PAINT_BASE+0x9C)/4) -#define G726CHANNEL ((PAINT_BASE+0xA0)/4) -#define G726CHANENB ((PAINT_BASE+0xA4)/4) - -/** GENERAL REGISTERS BLOCK 0x2800 - 0x2CFF */ - -#define MISC_BASE 0x2800 -#define CHIPID ((MISC_BASE+0x00)/4) -#define DEVICEID ((MISC_BASE+0x04)/4) -#define IOACNTL ((MISC_BASE+0x10)/4) -#define IOADATA ((MISC_BASE+0x18)/4) -#define IOBCNTL ((MISC_BASE+0x20)/4) -#define IOBDATA ((MISC_BASE+0x28)/4) -#define IOCCNTL1 ((MISC_BASE+0x30)/4) -#define IOCCNTL2 ((MISC_BASE+0x34)/4) -#define IOCDATA ((MISC_BASE+0x38)/4) -#define IODCNTL1 ((MISC_BASE+0x40)/4) -#define IODCNTL2 ((MISC_BASE+0x44)/4) -#define IODDATA ((MISC_BASE+0x48)/4) -#define IOECNTL1 ((MISC_BASE+0x50)/4) -#define IOECNTL2 ((MISC_BASE+0x54)/4) -#define IOEDATA ((MISC_BASE+0x58)/4) -#define IOFCNTL ((MISC_BASE+0x60)/4) -#define IOFDATA ((MISC_BASE+0x68)/4) -#define IOGCNTL ((MISC_BASE+0x70)/4) -#define IOGDATA ((MISC_BASE+0x78)/4) -#define IOHCNTL ((MISC_BASE+0x80)/4) -#define IOHDATA ((MISC_BASE+0x88)/4) -#define RINGCNTL ((MISC_BASE+0x90)/4) -#define RINGFREQ ((MISC_BASE+0x94)/4) -#define RSCNTL ((MISC_BASE+0xA0)/4) -/*#ifndef PRODUCT_VERSION*/ -#define RSRXD ((MISC_BASE+0xA4)/4) -#define RSTXD ((MISC_BASE+0xA8)/4) -/*#endif*/ -#define PWMCNTL ((MISC_BASE+0xB0)/4) -#define PWMTIMER0 ((MISC_BASE+0xB4)/4) -#define PWMTIMER1 ((MISC_BASE+0xB8)/4) -#define LCDEECNTL1 ((MISC_BASE+0xC0)/4) -#define LCDEECNTL2 ((MISC_BASE+0xC4)/4) -#define LCDEEDAIN ((MISC_BASE+0xC8)/4) -#define LCDEEDAOUT ((MISC_BASE+0xCC)/4) -#define KEYROW ((MISC_BASE+0xE0)/4) -#define KEYCOL ((MISC_BASE+0xE4)/4) -#define KEYDEBOUNCE ((MISC_BASE+0xE8)/4) -#define DIAGCNTL1 ((MISC_BASE+0xEC)/4) -#define DIAGCNTL2 ((MISC_BASE+0xF0)/4) -#define CLKCNTL ((MISC_BASE+0xF4)/4) -#define OSCCOR ((MISC_BASE+0xF8)/4) - -/* PRODUCT_VERSION */ -/* Added 30/08/99 : New Control register for UART control */ -#define UART_BASE 0x3000 -#define RSRBR ((UART_BASE+0x00)/4) -#define RSTHR ((UART_BASE+0x00)/4) -#define RSIER ((UART_BASE+0x04)/4) -#define RSIIR ((UART_BASE+0x08)/4) -#define RSFCR ((UART_BASE+0x08)/4) -#define RSLCR ((UART_BASE+0x0C)/4) -#define RSLSR ((UART_BASE+0x14)/4) -#define RSDLL ((UART_BASE+0x00)/4) -#define RSDLH ((UART_BASE+0x04)/4) -#define RSCNT ((UART_BASE+0x20)/4) -/*PRODUCT_VERSION*/ - -/** THUMB and INTERFACES BLOCK 0x3400 - 0x4FFF */ - -#define TIM_BASE 0x3400 -#define WDCNTL ((TIM_BASE+0x00)/4) -#define TIMERLOAD0 ((TIM_BASE+0x80)/4) -#define TIMER0 ((TIM_BASE+0x8C)/4) -#define TIMERCNTL0 ((TIM_BASE+0x98)/4) -#define TIMERLOAD1 ((TIM_BASE+0xA0)/4) -#define TIMER1 ((TIM_BASE+0xAC)/4) -#define TIMERCNTL1 ((TIM_BASE+0xB8)/4) - -#define INTC_BASE 0x3800 -#define INTMASK ((INTC_BASE+0x20)/4) -#define INTSTAT ((INTC_BASE+0x24)/4) -#define INTACK ((INTC_BASE+0x24)/4) -#define INTACK2 ((INTC_BASE+0x24)) -#define INTIS ((INTC_BASE+0x28)/4) -#define INTIS2 ((INTC_BASE+0x28)) -#define INTHPAI ((INTC_BASE+0x00)/4) -#define INTHPAI2 ((INTC_BASE+0x00)) -#define INTLEVEL ((INTC_BASE+0x04)/4) -#define INTEOI ((INTC_BASE+0x08)/4) -#define INTEOI2 ((INTC_BASE+0x08)) -#define INTMASKALL ((INTC_BASE+0x0C)/4) -#define INTTAB ((INTC_BASE+0x10)/4) -#define INTCNTL0 ((INTC_BASE+0x80)/4) -#define INTCNTL1 ((INTC_BASE+0x84)/4) -#define INTCNTL2 ((INTC_BASE+0x88)/4) -#define INTCNTL3 ((INTC_BASE+0x8C)/4) -#define INTCNTL4 ((INTC_BASE+0x90)/4) -#define INTCNTL5 ((INTC_BASE+0x94)/4) -#define INTCNTL6 ((INTC_BASE+0x98)/4) -#define INTCNTL7 ((INTC_BASE+0x9C)/4) -#define INTCNTL8 ((INTC_BASE+0xA0)/4) -#define INTCNTL9 ((INTC_BASE+0xA4)/4) -#define INTCNTL10 ((INTC_BASE+0xA8)/4) -#define INTCNTL11 ((INTC_BASE+0xAC)/4) -#define INTCNTL12 ((INTC_BASE+0xB0)/4) -#define INTCNTL13 ((INTC_BASE+0xB4)/4) -#define INTCNTL14 ((INTC_BASE+0xB8)/4) -#define INTCNTL15 ((INTC_BASE+0xBC)/4) -#define INTGCNTL ((INTC_BASE+0x7C)/4) - -/* these "define" are used for the asm code of int managment */ -#define INTPHAI3 0xF3800 -#define INTSTAT3 0xF3824 -#define INTIS3 0xF3828 -#define INTACK3 0xF3824 -#define INTEOI3 0xF3808 - -#define TI_BASE 0x3C00 -#define CSCNTL0_0 ((TI_BASE+0x00)/4) -#define CSCNTL0_1 ((TI_BASE+0x04)/4) -#define CSCNTL0_2 ((TI_BASE+0x08)/4) -#define CSCNTL0_3 ((TI_BASE+0x0C)/4) -#define CSCNTL0_4 ((TI_BASE+0x10)/4) -#define CSCNTL0_5 ((TI_BASE+0x14)/4) -#define CSCNTL0_6 ((TI_BASE+0x18)/4) -#define CSCNTL1_0 ((TI_BASE+0x20)/4) -#define CSCNTL1_1 ((TI_BASE+0x24)/4) -#define CSCNTL1_2 ((TI_BASE+0x28)/4) -#define CSCNTL1_3 ((TI_BASE+0x2C)/4) -#define CSCNTL1_4 ((TI_BASE+0x30)/4) -#define CSCNTL1_5 ((TI_BASE+0x34)/4) -#define CSCNTL1_6 ((TI_BASE+0x38)/4) -#define CSGCNTL ((TI_BASE+0x40)/4) -#define MUXADCNTL ((TI_BASE+0x48)/4) -#define PORTCNTL ((TI_BASE+0x60)/4) -#define DCC ((TI_BASE+0x78)/4) -#define BRK0 ((TI_BASE+0x100)/4) -#define BRK1 ((TI_BASE+0x104)/4) -#define BRK2 ((TI_BASE+0x108)/4) -#define BRK3 ((TI_BASE+0x10C)/4) -#define BRK4 ((TI_BASE+0x110)/4) -#define BRK5 ((TI_BASE+0x114)/4) -#define BRK6 ((TI_BASE+0x118)/4) -#define BRK7 ((TI_BASE+0x11C)/4) -#define BRKMSK ((TI_BASE+0x140)/4) -#define BRKSTAT ((TI_BASE+0x144)/4) -#define SLEEPTIMER ((TI_BASE+0x204)/4) -#define SLEEPCNTL ((TI_BASE+0x208)/4) - -/****************************************************************************** - * BIT MASKS for Chip registers - ****************************************************************************** - */ - -/** TELEPHONE ANSWERING DEVICE BLOCK (TAD) */ - -/* TADCNTL register */ -#define IRQCNTL 0x01 -#define CE_CNTL 0x02 -#define MSKTAD 0x04 -#define TAD_PAD_ENB 0x40 -#define TADENB 0x80 - -/* TADSTAT register */ -#define RBN 0x01 -#define TRANSFER 0x02 -#define ACTIVE 0x04 - -/* TADCMD register */ -#define MSK_TADCMD 0x0F /* Mask on TADCMD */ -#define CONTINUE 0x10 - -/** RADIO CONTROLER BLOCK (RC3) */ - -/* SLICECNTL register */ -#define MSK_SLICEDL 0x07 /* Mask on SLICEDL field */ -#define MSK_SCNTL 0x18 /* Mask on SCNTL field */ -#define SELOCK 0x20 -#define MSK_MUXSLICE 0xC0 - -/* RCIOCNTL0 register */ -#define D2SBYPASS 0x01 -#define DRBYPASS 0x02 -#define RXINV 0x04 -#define SELANT 0x10 -#define ANT 0x20 -#define LDINV0 0x40 -#define LDINV1 0x80 - -/* RCIOCNTL1 register */ -#define MSK_GPO 0x0F /* Mask on GPO field */ -#define P00ENB 0x10 -#define ABORT 0x20 -#define TXIO 0x40 -#define TXINV 0x80 - -/* RCIOCNTL2 register */ -#define SELRFCLK 0x01 -#define SELRXPWR 0x02 -#define TXPWRINV 0x04 -#define RXPWRINV 0x08 -#define SYNTHPWR0INV 0x10 -#define SYNTHPWR1INV 0x20 -#define TXDRONINV 0x40 -#define SELTXDRON 0x80 - -/* RCIOCNTL3 register */ -#define D2SMODE 0x01 -#define DRCNTL 0x02 -#define MSK_SELGPO 0x0C /* Mask on SELGPO field */ -#define MSK_SUSPANT 0x30 /* Mask on SUSO/ANT field */ - -/* SHAPERCNTL register */ -#define INV 0x01 -#define MID 0x02 -#define PWRDWN 0x04 -#define DACENB 0x80 - -/* SYNTFCNTL register */ -#define SYNT_FREQ 0x80 - -/* SYNTCNTL0 register */ -#define PWRFREQ 0x01 -#define CLKPHASE 0x08 -#define LETYPE 0x10 -#define RPIPEON 0x20 -#define PWRSGN 0x40 -#define OUTLOCK 0x80 - -/* SYNTCNTL1 register */ -#define SLE0 0x01 -#define SLE1 0x02 -#define SLE2 0x04 -#define LEMODE 0x08 -#define LESEL 0x10 -#define SCLK 0x20 -#define SDATA 0x40 -#define HPMODE_SYNT 0x80 - -/* SYNTCNTL2 register */ -#define START_DONE 0x80 -#define MSK_N 0x03 /* Mask on N field */ - -/* SYNTCNTL3 register */ -#define RXPWRDNSEN 0x01 -#define RXPWRUNSEN 0x02 -#define TXPWRDNSEN 0x04 -#define TXPWRUNSEN 0x08 -#define SEQCNTL 0x10 -#define ALIGN 0x20 -#define PLLWORD 0x40 -#define PRESEQ 0x80 - -/* RFSCAN register */ -#define MSK_RF 0x0F /* Mask on RF field */ -#define RFMAX 0x80 - -/* RSSIRANGE register */ -#define MSK_VREFP 0x03 /* Mask on VREFP field */ -#define MSK_VREFN 0x0C /* Mask on VREFN field */ - -/* RSSICNTL register */ -#define MSK_MODE_RSSI 0x03 /* Mask on MODE field */ -#define MARKFF 0x04 -#define TXMARK 0x08 -#define ALL_RSSI 0x10 -#define RSSIACT 0x20 -#define RSSIDIS 0x40 -#define RSSIENB 0x80 - -/* RCCNTL register */ -#define RCCNTL_ENABLE 0x80 - -/* ADCCNTL1 register */ -#define ADCSTART 0x80 -#define SCAN 0x40 -#define ADCENB 0x80 -#define MSK_ADCSEL 0x07 - -/* ADCCNTL2 register */ -#define ADCOVER1 0x01 -#define ADCOVER2 0x02 -#define ADCDWN1 0x04 -#define ADCDWN2 0x08 - -/** PLP BLOCK */ - -/* DCNTL0 register */ -#define TMUXINT 0x01 -#define MUTEIP 0x02 -#define Q1Q2_PLP 0x04 -#define TRANSP 0x08 -#define CRYPTALL 0x10 -#define TXSENSE 0x20 -#define ZACT 0x40 -#define PLPENB 0x80 - -/* DCNTL1 register */ -#define ONECT 0x10 -#define WOMODE 0x40 -#define WOENB 0x80 -#define MSK_RPIPE 0x07 /* mask on RPIPE field */ - -/* RXSYNCT register */ -#define PRSIZE 0x04 -#define PREEN 0x08 -#define PRETYPE 0x40 -#define PROLONG 0x80 - -#define MSK_SYCNT 0x30 /* mask on SYCNT field */ -#define MSK_PTHR 0x03 /* mask on PTHR field */ - -/* CLOCK_CORR register */ -#define SIGN 0x80 - -/* PRESYNC register */ -#define PRESENB 0x80 - -#define MSK_PRES 0x0F /* mask on PRES field */ - -/* PLPALIN register */ -#define SYNM 0x08 -#define BITSLIP 0x10 -#define SLOTFAIL 0x20 -#define DFFAIL 0x40 -#define LONGDF 0x80 -#define MODE_PLPALIN 0x03 /* mask on PLP alignment mode */ - -/* SUSPCNTL register */ -#define SUSPENB 0x01 - -/* TSTCNTL register */ -#define DISBSCR 0x01 -#define TX_TST 0x02 -#define DATADIR 0x04 - -/* TSTDST register */ -#define RDY 0x80 - -/** ENCRYPTION ENGINE */ - -/* EECNTL register */ -/* Bit ENABLE already defined */ -#define EECNTL_ENABLE 0x80 - -/** PAINT+ BLOCK */ - -/* PAINTCNTL register */ -#define MUTEDIS0 0x0001 -#define MUTEDIS1 0x0002 -#define MEMLOOP0 0x0004 -#define MEMLOOP1 0x0008 -#define RATE0 0x0010 -#define RATE1 0x0020 -#define CHAN0ENB 0x0040 -#define CHAN1ENB 0x0080 -#define BG0ENABLE 0x0100 -#define BG1ENABLE 0x0200 -#define PADENABLE 0x2000 -#define FORCE13 0x4000 -#define PAINTENB 0x8000 - -/* PAINTPLLCNTL register */ -#define MSK_MC 0x001F /* Mask on MC field */ -#define MCSIGN 0x0020 -#define MANUAL 0x0080 -#define RANG0 0x0100 -#define RANG1 0x0200 -#define RANG2 0x0400 -#define MSK_RANG 0x0700 /* Mask on RANG field */ -#define FREEZD 0x1000 -#define FREEZP 0x2000 -#define PPFP 0x8000 - -/* PAINTPLLSTAT register */ -#define MSK_DPHI 0x01FF /* Mask on DPHI field */ -#define LOCKD 0x1000 -#define LOCKP 0x2000 -#define NOSIG 0x8000 - -/* HPPCMCNTL register */ -#define LEN0 0x0001 -#define LEN1 0x0002 -#define LEN2 0x0004 -#define MSK_LEN 0x0007 /* Mask on LEN field */ -#define FREQ0 0x0010 -#define FREQ1 0x0020 -#define MSK_PCMFREQ 0x0030 /* Mask on FREQ field */ -#define FSTYP0 0x0100 -#define FSTYP1 0x0200 -#define MSK_FSTYP 0x0300 /* Mask on FSTYP field */ -#define IOD0 0x0400 -#define IOD1 0x0800 -#define MSK_IOD 0x0C00 /* Mask on FSTYP field */ -#define IOCK 0x1000 -#define MASTER 0x4000 -#define PCMENB 0x8000 - -/* VBAFECNTL register */ -#define MSK_VOLMIC 0x0007 /* Mask on VOLMIV field */ -#define MICDIF 0x0010 -#define ENBMICREF 0x0080 -#define MODE0 0x0100 -#define MODE1 0x0200 -#define MODE2 0x0400 -#define LOOP0 0x1000 -#define LOOP1 0x2000 -#define FLOAT 0x4000 -#define VBAFENB 0x8000 - -/* VBAFEAMP register */ -#define MSK_VOL1OUT 0x000F /* Mask on VOL1OUT field */ -#define ENBCH1 0x0010 -#define MSK_VOL2OUT 0x0F00 /* Mask on VOL2OUT field */ -#define ENBCH2 0x1000 - -/* VBAFEPREAMP register */ -#define MSK_VOLIN 0x000F /* Mask on VOLIN field */ -#define MSK_ATT 0x0070 /* Mask on ATT field */ -#define PRCNF0 0x0100 -#define PRCNF1 0x0200 -#define PRCNF2 0x0400 - -/* MPDCNTL register */ -#define MPD_FREQ 0x0001 -#define MPD_ENB 0x0080 - -/* MPDREADY register */ -#define MPD_RDY 0x0001 - -/* G726CNTL0 register */ -#define RXTONE0 0x0001 -#define RXTONE1 0x0002 -#define TXTONE0 0x0004 -#define TXTONE1 0x0008 -#define SCALE0 0x0010 -#define SCALE1 0x0020 -#define MSK_SCALE 0x0030 /* Mask on SCALE field */ - -/* G726CNTL1 register */ -#define LAW 0x0001 -#define UPCM 0x0002 -#define G726_TXMUTE 0x0004 -#define G726_RXMUTE 0x0008 -#define SIDETONE 0x0010 -#define SCA 0x0020 -#define G726ENB 0x0080 - -/* G726CHANNEL register */ -#define CHAN 0x0002 - -/* G726CHANENB register */ -#define G726ENB0 0x0001 -#define G726ENB1 0x0003 - -/** GENERAL REGISTERS BLOCK */ - -/* RINGCNTL register */ -/* Bit ENABLE already defined */ -#define RINGCNTL_ENABLE 0x80 -#define FULL_BRIDGE 0x40 -#define MSK_DELAY 0x30 -#define RING_PADENB 0x08 -#define MSK_LEVEL 0x07 /* mask on LEVEL field */ - -/* RSIER register (UART Interrupt enable register definition) */ -#define LINE_STATUS_ENABLE 0x04 -#define TX_INT_ENABLE 0x02 -#define RX_INT_ENABLE 0x01 - -/* RSIIR register (UART Interrupt identification register definition) */ -#define FIFO_ENABLE_MASK 0xC0 -#define INT_ID_MASK 0x0E -#define PENDING_INT_FLAG 0x01 -#define LINE_STATUS_INT 0x06 /* values for interrupt identification */ -#define RX_INT 0x04 -#define FIFO_TIMEOUT_INT 0x0C -#define TX_EMPTY_INT 0x02 - -/* RSFCR register (UART Tx/Rx FIFO control register definition) */ -#define RX_LEVEL_MASK 0xC0 -#define CLEAR_TX_FIFO 0x04 -#define CLEAR_RX_FIFO 0x02 -#define FIFO_ENABLE 0x01 -#define _1_BYTE_RECEIVED 0x00 /* RX level values (Interrupt trigger ) */ -#define _4_BYTE_RECEIVED 0x40 -#define _8_BYTE_RECEIVED 0x80 -#define _14_BYTE_RECEIVED 0xC0 - -/* RSLCR register (UART line control register definition) */ -#define DIV_ENABLE 0x80 -#define TX_BREAK_ENABLE 0x40 -#define PARITY_ENABLE 0x08 -#define PARITY_MASK 0x30 -#define _1_STOP_BIT 0x00 -#define _2_STOP_BIT 0x04 -#define WORD_LENGTH_MASK 0x03 -#define ODD_PARITY 0x00 /* possible value for the parity */ -#define EVEN_PARITY 0x10 -#define PARITY_EQUAL1 0x20 -#define PARITY_EQUAL0 0x30 -#define _5_BITS_CHAR 0x00 /* possible value for the word length */ -#define _6_BITS_CHAR 0x01 -#define _7_BITS_CHAR 0x02 -#define _8_BITS_CHAR 0x03 - -/* RSLSR Register (UART line status register definition) */ -#define RX_FIFO_ERROR 0x80 -#define TXEMPTY 0x40 -#define HOLD_EMPTY 0x20 -#define BREAK 0x10 -#define FRAME_ERROR 0x08 -#define PARITY_ERROR 0x04 -#define OVERRUN_ERROR 0x02 -#define RX_READY 0x01 - -/* RSDLL Register (UART clock divider low register definition) */ -/* note RSDLH is always 0x00 */ -#define RS_4800 0x18 -#define RS_9600 0x0C -#define RS_19200 0x06 -#define RS_38400 0x03 -#define RS_57600 0x02 -#define RS_115200 0x01 - -/* RSCNT Register (UART control register definition) */ -#define UART_PAD_ENABLE 0x02 - -/* PWMCNTL register */ -#define PWMENB 0x80 -#define MSK_PWMFREQ 0x03 /* mask on PWMFREQ field */ -#define PWM1_PADENB 0x40 -#define PWM0_PADENB 0x20 -#define MIRROR 0x10 - -/* LCDEECNTL1 register */ -/* Bit ENABLE already defined */ -#define LCDEE_ENABLE 0x80 -#define DA1_DA0 0x40 -#define MSK_LCDEEFREQ 0x03 /* mask on LCDEEFREQ field */ -#define LCDEE_PADENB 0x40 - -/* LCDEECNTL2 register */ -#define SENDACK 0x01 -#define RXACK 0x02 -#define STOP 0x08 -#define START 0x10 -#define RX_LCDEE 0x20 -#define TX_LCDEE 0x40 - -/* DIAGCNTL1 register */ -#define DIAGL_PADENB 0x01 -#define DIAGH_PADENB 0x02 - -/* DIAGCNTL2 register */ -#define DLSEL 0x0F /* mask on DLSEL field */ -#define DHSEL 0xF0 /* mask on DHSEL field */ - -/* KEYROW register */ -#define MSK_ROW 0x1F /* mask on ROW field */ -#define KEYRELEASE 0x80 - -/* CLKCNTL register */ -#define MOSCDISABLE 0x02 -#define OVERSAM 0x04 -#define SQUARER 0x08 -#define SWRESET 0x80 -#define SWFLAG 0x80 -#define TSTN_DISABLE 0x40 -#define MODE55 0x10 - -/** THUMB and INTERFACES BLOCK */ - -/* CSCNTL0[6:0] registers */ -#define MSK_SETUP 0x0007 -#define SETUP_RD 0x0040 -#define SETUP_HZ 0x0080 -#define MSK_WIDTH 0x1F00 -#define MSK_HZWS 0xE000 - -/* CSCNTL1[6:0] registers */ -#define MSK_CSMODE 0x0003 -#define MSK_HOLD 0x0070 -#define HOLD_RD 0x0080 -#define MSK_WIDTH_WR 0x0700 -#define USE_WIDTH_WR 0x4000 -#define WR_SHIFED 0x8000 - -#define CSMODE_8 0x0000 -#define CSMODE_16_WHWL 0x0002 -#define CSMODE_16_BHBL 0x0003 - -/* MUXADCNTL register */ -#define MSK_AHOLD 0x0007 -#define MSK_ALEWIDTH 0x0070 - -/* PORTCNTL register */ -#define CS0_ 0x0001 -#define CS1_ 0x0002 -#define CS2_ 0x0004 -#define CS3_ 0x0008 -#define CS4_ 0x0010 -#define CS5_ 0x0020 -#define CS6_ 0x0040 -#define DATA_H 0x0080 -#define INT0 0x0100 -#define INT1 0x0200 -#define INT2 0x0400 -#define INT3 0x0800 -#define MSK_ADDRESS 0x7000 -#define EXTMEM 0x8000 - -#define ADDRESS_128K 0x0000 -#define ADDRESS_256K 0x1000 -#define ADDRESS_512K 0x2000 -#define ADDRESS_1M 0x3000 -#define ADDRESS_2M 0x4000 - -/* CSGCNTL register */ -#define CSSWITCH 0x0040 - -/* SLEEPCNTL register */ -#define EXPIRED 0x01 -#define SLEEP_ENABLE 0x80 - -/* WDCNTL register */ -#define WDSTROKE 0x80 -#define WDFLAG 0x80 /* same bit */ - -/* DCC register */ -/* bit ENABLE=0x80 already defined */ -#define DCC_ENABLE 0x80 - -/* TIMERCNTL[0:1] register */ -/* bit ENABLE=0x80 already defined */ -#define TIMER_ENABLE 0x80 -#define RELOAD 0x0040 -#define MSK_FREQ 0x0003 /* mask on FREQ field */ -#define TIMER_13824kHz 0x0003 -#define TIMER_864kHz 0x0002 -#define TIMER_216kHz 0x0001 -#define TIMER_27kHz 0x0000 - -/* INTMASKALL register */ -#define MASKIRQ 0x80 -#define MASKFIQ 0x40 - -/* INTEOI register */ -#define EOI 0x80 - -/* INTMASK register */ -/* INTSTAT register */ -/* INTIS register */ - -#define PLP 0x0001 -#define PCM 0x0002 -#define SRX 0x0004 -#define STX 0x0008 -#define TMR0 0x0010 -#define TMR1 0x0020 -#define LCDEE 0x0100 -#define KPAD 0x0200 -#define TAD 0x0400 -#define ADC 0x0800 -#define EXT0 0x1000 -#define EXT1 0x2000 -#define EXT2 0x4000 -#define EXT3 0x8000 - -/* INTCNTL[0:15] register */ -#define MSK_PRIO 0x0007 -#define RE 0x0008 -#define RISING 0x0040 -#define EDGE 0x0080 - -/* INTHPAI register */ -#define AUTOACK 0x0080 - -/****************************************************************************** - * Memory Mapping definition - ****************************************************************************** - */ - -#define CSN0_BASE_ADR 0x00200000 /* Base Address of CSN0 */ -#define CSN1_BASE_ADR 0x00400000 /* Base Address of CSN1 */ -#define CSN2_BASE_ADR 0x00600000 /* Base Address of CSN2 */ -#define CSN3_BASE_ADR 0x00800000 /* Base Address of CSN3 */ -#define CSN4_BASE_ADR 0x00A00000 /* Base Address of CSN4 */ -#define CSN5_BASE_ADR 0x00C00000 /* Base Address of CSN5 */ -#define CSN6_BASE_ADR 0x00E00000 /* Base Address of CSN6 */ - -#define IRAM_BASE_ADR 0x00000000 /* Base Addr. of int. Data Memory */ -#define SHRAM_BASE_ADR 0x00080000 /* Base Address of Share Memory */ -#define REGS_BASE_ADR 0x000F0000 /* Base Address of registers */ -#define RADRAM_BASE_ADR 0x000F0000 /* Base Address of registers */ - -/****************************************************************************** - * Slot Control bloc - ****************************************************************************** - */ - -#ifndef __asm__ -/*** Slot Control Block structure ***/ -typedef volatile struct /* normal Slot Control Block */ -{ - unsigned char RAD0; - unsigned char RAD1; - unsigned char MODE; - unsigned char CNTL0; - unsigned char CNTL1; - unsigned char CNTL2; - unsigned char STAT0; - unsigned char STAT1; - unsigned char STAT2; - unsigned char CRYPT; - unsigned char MUTE; - unsigned char INT_; - unsigned char AMSG; - unsigned char AHDR; - unsigned short APTR; - unsigned short IPTR; - unsigned short CfPTR; - unsigned short OtPTR; - unsigned char OFFCNTL; - unsigned char WINCNTL; -} LM_SCB; - -typedef LM_SCB *LM_SCB_P; /* pointer to Slot Control Block */ -#endif - -/*** BIT MASKS for Slot Control Block parameters ***/ - -/* RAD0 parameter */ -#define RC_RSSIENB 0x80 /* RSSI measurement control */ -#define RC_ANTENNA2 0x08 /* antenna[2] selection */ -#define RC_ANTENNA1 0x04 /* antenna[1] selection */ -#define RC_ANTENNA0 0x02 /* antenna[0] selection */ -#define RC_SYNOUT 0x01 /* synthesiser selection */ - -#define RC_ANTSEL 0x0E /* mask on RC antenna selection */ - -/* RAD1 parameter */ -#define RC_RFC 0xF0 /* mask on RC RF carrier number */ -#define RC_RFSCAN 0x08 /* RF carrier source selection */ -#define RC_SYNLATCH 0x04 /* synthesizer #n Latch Enabled */ -#define RC_SYN_TX 0x03 /* slot is TX (synthesizer data) */ -#define RC_SYN_RX 0x02 /* slot is RX (synthesizer data) */ - -#define RC_SYNSLOT 0x03 /* mask on Synthesizer slot type */ - -/* MODE parameter */ -#define AUTOB1 0x80 -#define AUTOB0 0x40 -#define P00 0x20 - -#define MSK_MODE 0x1F /* mask on SCB MODE field */ - -/* CNTL0 parameter */ -#define LU7CH 0x80 - -#define MSK_BOFF 0x7F /* mask on BOFF field */ - -/* CNTL1 parameter */ -#define TX 0x80 -#define RESYNC 0x40 -#define Q1 0x40 /* Q1/RESYNC mapped on same bit */ -#define INHBST 0x20 -#define Q2 0x20 /* Q2/INHBST mapped on same bit */ -#define CTPACK 0x10 - -#define MSK_CTFLEN 0x0F /* mask on CTFLEN field */ - -/* CNTL2 parameter */ -#define SLTEN 0x80 -#define SINV 0x40 -#define ALL 0x20 -#define CO_CL 0x20 /* CO_CL/ALL mapped on same bit */ -#define INTEN 0x10 -#define SCOR1 0x08 -#define SCOR0 0x04 -#define BINTE 0x02 -#define BINTU 0x01 - -#define MSK_SCOR 0x0C /* mask on SCOR field */ - -/* STAT0 parameter */ -#define ZFAIL0 0x80 -#define ZFAIL1 0x40 -#define ZFAIL2 0x20 -#define ZFAIL3 0x10 -#define SCRD1 0x08 -#define SCRD0 0x04 -#define PRED1 0x02 -#define PRED0 0x01 - -#define MSK_ZFAIL 0xF0 /* mask on ZFAIL field */ -#define MSK_SCRD 0x0C /* mask on SCRD field */ -#define MSK_PRED 0x03 /* mask on PRED field */ - -/* STAT1 parameter */ -#define BCRC7 0x80 -#define BCRC6 0x40 -#define BCRC5 0x20 -#define BCRC4 0x10 -#define BCRC3 0x08 -#define BCRC2 0x04 -#define BCRC1 0x02 -#define BCRC0 0x01 - -/* STAT2 parameter */ -#define TMUX 0x80 -#define RADIO 0x40 -#define RFPI 0x20 -#define XCRC 0x10 -#define ACRC 0x08 -#define SYNC 0x04 -#define BCRC 0x02 -#define BCRC8 0x01 - -/* CRYPT parameter */ -#define LONG 0x80 -#define INIP 0x40 -#define ACRYPT 0x20 -#define BCRYPT 0x10 - -#define MSK_EETBL 0x0F /* mask on EETBL field */ - -/* MUTE parameter */ -#define NOTI 0x80 -#define XFAIL 0x40 -#define AFAIL 0x20 -#define NOSYNC 0x10 /*NOSYNC/TXMUTE mapped on same bit*/ -#define TXMUTE 0x10 - -#define MSK_CHAN 0x0F /* mask on CHAN field */ - -/* INT parameter */ -/* Bit RADIO is already defined */ -#define Q1Q2 0x80 -#define RFP_I 0x20 -#define X_CRC 0x10 -#define R_CRC 0x08 -#define SYNCFAIL 0x04 -#define ASYNCOK 0x02 -#define ZFIELD 0x01 - -/* AMSG parameter */ -#define PP_FP 0x80 -#define CT 0x40 -#define NT 0x20 /* NT/CTSEND mapped on same bit */ -#define CTSEND 0x20 -#define MTFIRST 0x10 /* MTFIRST/QT mapped on same bit */ -#define QT 0x10 -#define MT 0x08 -#define MTWAIT 0x04 -#define PT 0x02 -#define ESCAPE 0x01 - -/* WINCNTL parameter */ -#define LM_WIN_NONE 0x00 /* no sync window */ -#define LM_WIN_OPEN 0x3F /* wide open window size */ -#define MSK_WINSZ 0x3F - -/* - * Some macros to mask the VEGA+ interrupt sources - ****************************************************************************** - */ - -#define LM_MaskPLP() (LM_Regs[INTMASK] |= PLP) -#define LM_MaskPCM() (LM_Regs[INTMASK] |= PCM) - -/* Vega+ product version */ -#define LM_MaskUART() (LM_Regs[INTMASK] |= SRX) -#define LM_MaskSRX() (LM_Regs[RSIER] &= ~RX_INT_ENABLE) -#define LM_MaskSTX() (LM_Regs[RSIER] &= ~TX_INT_ENABLE) -#define LM_MaskUARTStatus() (LM_Regs[RSIER] &= ~LINE_STATUS_ENABLE) - -#define LM_MaskTMR0() (LM_Regs[INTMASK] |= TMR0) -#define LM_MaskTMR1() (LM_Regs[INTMASK] |= TMR1) -#define LM_MaskLCDEE() (LM_Regs[INTMASK] |= LCDEE) -#define LM_MaskKPAD() (LM_Regs[INTMASK] |= KPAD) -#define LM_MaskTAD() (LM_Regs[INTMASK] |= TAD) -#define LM_MaskADC() (LM_Regs[INTMASK] |= ADC) -#define LM_MaskEXT0() (LM_Regs[INTMASK] |= EXT0) -#define LM_MaskEXT1() (LM_Regs[INTMASK] |= EXT1) -#define LM_MaskEXT2() (LM_Regs[INTMASK] |= EXT2) -#define LM_MaskEXT3() (LM_Regs[INTMASK] |= EXT3) - -/* Some macros to ummask the VEGA+ interrupt sources */ -#define LM_UnMaskPLP() (LM_Regs[INTMASK] &= ~PLP) -#define LM_UnMaskPCM() (LM_Regs[INTMASK] &= ~PCM) - -/* Vega+ product version */ -#define LM_UnMaskUART() (LM_Regs[INTMASK] &= ~SRX) -#define LM_UnMaskSRX() (LM_Regs[RSIER] |= RX_INT_ENABLE) -#define LM_UnMaskSTX() (LM_Regs[RSIER] |= TX_INT_ENABLE) -#define LM_UnMaskUARTStatus() (LM_Regs[RSIER] |= LINE_STATUS_ENABLE) - -#define LM_UnMaskTMR0() (LM_Regs[INTMASK] &= ~TMR0) -#define LM_UnMaskTMR1() (LM_Regs[INTMASK] &= ~TMR1) -#define LM_UnMaskLCDEE() (LM_Regs[INTMASK] &= ~LCDEE) -#define LM_UnMaskKPAD() (LM_Regs[INTMASK] &= ~KPAD) -#define LM_UnMaskTAD() (LM_Regs[INTMASK] &= ~TAD) -#define LM_UnMaskADC() (LM_Regs[INTMASK] &= ~ADC) -#define LM_UnMaskEXT0() (LM_Regs[INTMASK] &= ~EXT0) -#define LM_UnMaskEXT1() (LM_Regs[INTMASK] &= ~EXT1) -#define LM_UnMaskEXT2() (LM_Regs[INTMASK] &= ~EXT2) -#define LM_UnMaskEXT3() (LM_Regs[INTMASK] &= ~EXT3) - -/* Some macros to Acknoledge the VEGA+ interrupt sources */ -#define LM_AckPLP() (LM_Regs[INTACK] |= PLP) -#define LM_AckPCM() (LM_Regs[INTACK] |= PCM) -#define LM_AckTMR0() (LM_Regs[INTACK] |= TMR0) -#define LM_AckTMR1() (LM_Regs[INTACK] |= TMR1) -#define LM_AckEXT0() (LM_Regs[INTACK] |= EXT0) -#define LM_AckEXT1() (LM_Regs[INTACK] |= EXT1) -#define LM_AckEXT2() (LM_Regs[INTACK] |= EXT2) -#define LM_AckEXT3() (LM_Regs[INTACK] |= EXT3) - -/*#define INIT_LMREGS_MAPPING() { LM_Regs = (unsigned long*)REGS_BASE_ADR; }*/ - -#endif /*__LMREGS_H__*/ diff --git a/c/src/lib/libbsp/arm/vegaplus/include/tm27.h b/c/src/lib/libbsp/arm/vegaplus/include/tm27.h deleted file mode 100644 index 0af1aef273..0000000000 --- a/c/src/lib/libbsp/arm/vegaplus/include/tm27.h +++ /dev/null @@ -1,35 +0,0 @@ -/* - * tm27.h - * - * The license and distribution terms for this file may be - * found in the file LICENSE in this distribution or at - * http://www.rtems.com/license/LICENSE. - * - * $Id$ - */ - -#ifndef _RTEMS_TMTEST27 -#error "This is an RTEMS internal file you must not include directly." -#endif - -#ifndef __tm27_h -#define __tm27_h - -/* - * Define the interrupt mechanism for Time Test 27 - * - * NOTE: Following are not defined and are board independent - * - */ - -#define MUST_WAIT_FOR_INTERRUPT 0 - -#define Install_tm27_vector( handler ) /* empty */ - -#define Cause_tm27_intr() /* empty */ - -#define Clear_tm27_intr() /* empty */ - -#define Lower_tm27_intr() /* empty */ - -#endif diff --git a/c/src/lib/libbsp/arm/vegaplus/irq/bsp_irq_asm.S b/c/src/lib/libbsp/arm/vegaplus/irq/bsp_irq_asm.S deleted file mode 100644 index 6cca55980b..0000000000 --- a/c/src/lib/libbsp/arm/vegaplus/irq/bsp_irq_asm.S +++ /dev/null @@ -1,68 +0,0 @@ -/* bsp_irq_asm.S - * - * This file contains the implementation of the IRQ handler - * for a specific BSP - * - * CopyRight (C) 2000 Canon Research France SA. - * Emmanuel Raguet, mailto:raguet@crf.canon.fr - * - * The license and distribution terms for this file may be - * found in found in the file LICENSE in this distribution or at - * http://www.rtems.com/license/LICENSE. - * - */ - -#define __asm__ -#include <registers.h> - -/* - * Function to obtain, execute an IT handler and acknowledge the IT - */ - - .globl ExecuteITHandler - -ExecuteITHandler : - ldr r0, =INTPHAI3 /* read the vector number */ - ldr r0, [r0] - ldr r0, [r0] /* extract the IT handler @ */ - - /* - * re-enable interrupts at processor level as the current - * interrupt source is now masked via VEGA logic - */ - mrs r1, cpsr - and r1, r1, #0xFFFFFF3F - msr cpsr, r1 - - stmdb sp!,{lr} - ldr lr, =IRQ_return /* prepare the return from handler */ - mov pc, r0 /* EXECUTE INT HANDLER */ - -IRQ_return: - ldmia sp!,{lr} - ldr r2, =INTSTAT3 /* Ack the interrupt */ - ldr r2, [r2] - ldr r1, =INTACK3 - str r2, [r1] - /* - * disable interrupts_again and switch back to SVC mode - */ - mrs r0, cpsr - orr r0, r0, #0xc3 - msr cpsr, r0 - - mov pc, lr - -/* - * Function to acknowledge the IT controller - */ - .globl AckControler - -#if 0 -AckControler: - ldr r0, =INTEOI3 - mov r1, #EOI - str r1, [r0] - - b ReturnFromAck /* return to ISR handler */ -#endif diff --git a/c/src/lib/libbsp/arm/vegaplus/irq/bsp_irq_init.c b/c/src/lib/libbsp/arm/vegaplus/irq/bsp_irq_init.c deleted file mode 100644 index a8bb04bd8a..0000000000 --- a/c/src/lib/libbsp/arm/vegaplus/irq/bsp_irq_init.c +++ /dev/null @@ -1,38 +0,0 @@ -/* irq_init.c - * - * This file contains the implementation of rtems initialization - * related to interrupt handling. - * - * CopyRight (C) 2000 Canon Research Centre France SA. - * Emmanuel Raguet, mailto:raguet@crf.canon.fr - * - * The license and distribution terms for this file may be - * found in the file LICENSE in this distribution or at - * http://www.rtems.com/license/LICENSE. - * - * $Id$ - */ -#include <irq.h> -#include <bsp.h> -#include <registers.h> - -void BSP_rtems_irq_mngt_init() { - - /* Initialize the vector table address in internal RAM */ - Regs[INTTAB] = VECTOR_TABLE; - - /* Initialize the GLOBAL INT CONTROL register */ - Regs[INTGCNTL] = 0x00; - - /* Mask all the interrupts */ - Regs[INTMASK] = 0xFFFF; - - /* Unmask the 2 arm interrupts IRQ and FIQ on the INT controller */ - Regs[INTMASKALL] = 0x0; - - /* Ack pending interrupt */ - while ( ( Regs[INTSTAT] & 0xF433 ) != 0 ) { - Regs[INTACK] = 0xFFFF; - Regs[INTEOI] = EOI; - } -} diff --git a/c/src/lib/libbsp/arm/vegaplus/irq/irq.c b/c/src/lib/libbsp/arm/vegaplus/irq/irq.c deleted file mode 100644 index 9a529346dc..0000000000 --- a/c/src/lib/libbsp/arm/vegaplus/irq/irq.c +++ /dev/null @@ -1,135 +0,0 @@ -/* irq.c - * - * This file contains the implementation of the function described in irq.h - * - * CopyRight (C) 2000 Canon Research France SA. - * Emmanuel Raguet, mailto:raguet@crf.canon.fr - * - * The license and distribution terms for this file may be - * found in found in the file LICENSE in this distribution or at - * http://www.rtems.com/license/LICENSE. - * - * $Id$ - */ - -#include <bsp.h> -#include <irq.h> -#include <registers.h> -#include <rtems/score/thread.h> -#include <rtems/score/apiext.h> - -/* - * This function check that the value given for the irq line - * is valid. - */ - -static int isValidInterrupt(int irq) -{ - if ( (irq < 0) || (irq > BSP_MAX_INT)) - return 0; - return 1; -} - -/* - * ------------------------ RTEMS Single Irq Handler Mngt Routines ---------------- - */ - -int BSP_install_rtems_irq_handler (const rtems_irq_connect_data* irq) -{ - rtems_irq_hdl *HdlTable; - rtems_interrupt_level level; - - if (!isValidInterrupt(irq->name)) { - return 0; - } - /* - * Check if default handler is actually connected. If not issue an error. - */ - HdlTable = (rtems_irq_hdl *) VECTOR_TABLE; - if (*(HdlTable + irq->name) != default_int_handler) { - return 0; - } - - _CPU_ISR_Disable(level); - - /* - * store the new handler - */ - *(HdlTable + irq->name) = irq->hdl; - - /* - * initialize the control register for the concerned interrupt - */ - Regs[(INTCNTL0 + irq->name)] = (long)(irq->irqTrigger) | (long)(irq->irqLevel) ; - - /* - * ack pending interrupt - */ - Regs[INTACK] |= (long)(1 << irq->name); - - /* - * unmask at INT controler level level - */ - Regs[INTMASK] &= ~(long)(1 << irq->name); - - /* - * Enable interrupt on device - */ - irq->on(irq); - - _CPU_ISR_Enable(level); - - return 1; -} - -int BSP_remove_rtems_irq_handler (const rtems_irq_connect_data* irq) -{ - rtems_irq_hdl *HdlTable; - rtems_interrupt_level level; - - if (!isValidInterrupt(irq->name)) { - return 0; - } - /* - * Check if the handler is actually connected. If not issue an error. - */ - HdlTable = (rtems_irq_hdl *) VECTOR_TABLE; - if (*(HdlTable + irq->name) != irq->hdl) { - return 0; - } - _CPU_ISR_Disable(level); - - /* - * mask at INT controller level - */ - Regs[INTMASK] |= (long)(1 << irq->name); - - /* - * Disable interrupt on device - */ - irq->off(irq); - - /* - * restore the default irq value - */ - *(HdlTable + irq->name) = default_int_handler; - - _CPU_ISR_Enable(level); - - return 1; -} - -void _ThreadProcessSignalsFromIrq (CPU_Exception_frame* ctx) -{ - /* - * Process pending signals that have not already been - * processed by _Thread_Displatch. This happens quite - * unfrequently : the ISR must have posted an action - * to the current running thread. - */ - if ( _Thread_Do_post_task_switch_extension || - _Thread_Executing->do_post_task_switch_extension ) { - _Thread_Executing->do_post_task_switch_extension = FALSE; - _API_extensions_Run_postswitch(); - } -} diff --git a/c/src/lib/libbsp/arm/vegaplus/irq/irq.h b/c/src/lib/libbsp/arm/vegaplus/irq/irq.h deleted file mode 100644 index 0483849bd6..0000000000 --- a/c/src/lib/libbsp/arm/vegaplus/irq/irq.h +++ /dev/null @@ -1,191 +0,0 @@ -/* irq.h - * - * This include file describe the data structure and the functions implemented - * by rtems to write interrupt handlers. - * - * Copyright (c) 2000 Canon Research Centre France SA. - * Emmanuel Raguet, mailto:raguet@crf.canon.fr - * - * The license and distribution terms for this file may be - * found in found in the file LICENSE in this distribution or at - * http://www.rtems.com/license/LICENSE. - * - */ - -#ifndef _IRQ_H_ -#define _IRQ_H_ - -#ifdef __cplusplus -extern "C" { -#endif - -/* - * Include some preprocessor value also used by assember code - */ - -#include <rtems.h> - -extern void default_int_handler(); -/*-------------------------------------------------------------------------+ -| Constants -+--------------------------------------------------------------------------*/ - -typedef enum { - BSP_DECT_CORE = 0, - BSP_PCM = 1, - BSP_UART = 2, - BSP_RESERVED1 = 3, - BSP_TIMER_0 = 4, - BSP_TIMER_1 = 5, - BSP_RESERVED2 = 6, - BSP_RESERVED3 = 7, - BSP_LCD = 8, - BSP_KPAD = 9, - BSP_TAD = 10, - BSP_ADC = 11, - BSP_EXT_0 = 12, - BSP_EXT_1 = 13, - BSP_EXT_2 = 14, - BSP_EXT_3 = 15, - BSP_MAX_INT = 16 -} rtems_irq_symbolic_name; - -#define LEVEL_EDGE_MASK 0xC0 -#define LEVEL_LOW 0x00 -#define LEVEL_HIGH 0x40 -#define EDGE_FALLING 0x80 -#define EDGE_RISING 0xC0 - -#define PRIO_MASK 0x07 - -#define LEVEL_MASK 0x07 - -#define MASKIRQ 0x80 -#define MASKFIQ 0x40 - -#define END_OF_INT 0x80 - -#define VECTOR_TABLE 0x40 - -/* - * Type definition for RTEMS managed interrupts - */ -typedef unsigned char rtems_irq_level; -typedef unsigned char rtems_irq_trigger; - -struct __rtems_irq_connect_data__; /* forward declaratiuon */ - -typedef void (*rtems_irq_hdl) (void); -typedef void (*rtems_irq_enable) (const struct __rtems_irq_connect_data__*); -typedef void (*rtems_irq_disable) (const struct __rtems_irq_connect_data__*); -typedef int (*rtems_irq_is_enabled) (const struct __rtems_irq_connect_data__*); - -typedef struct __rtems_irq_connect_data__ { - /* - * IRQ line - */ - rtems_irq_symbolic_name name; - /* - * handler. See comment on handler properties below in function prototype. - */ - rtems_irq_hdl hdl; - /* - * function for enabling interrupts at device level (ONLY!). - * The BSP code will automatically enable it at i8259s level. - * RATIONALE : anyway such code has to exist in current driver code. - * It is usually called immediately AFTER connecting the interrupt handler. - * RTEMS may well need such a function when restoring normal interrupt - * processing after a debug session. - * - */ - rtems_irq_enable on; - /* - * function for disabling interrupts at device level (ONLY!). - * The code will disable it at i8259s level. RATIONALE : anyway - * such code has to exist for clean shutdown. It is usually called - * BEFORE disconnecting the interrupt. RTEMS may well need such - * a function when disabling normal interrupt processing for - * a debug session. May well be a NOP function. - */ - rtems_irq_disable off; - /* - * function enabling to know what interrupt may currently occur - * if someone manipulates the i8259s interrupt mask without care... - */ - rtems_irq_is_enabled isOn; - /* - * priority level at the vplus level - */ - rtems_irq_level irqLevel; - /* - * Trigger way : Rising or falling edge or High or low level - */ - rtems_irq_trigger irqTrigger; -} rtems_irq_connect_data; - -/*-------------------------------------------------------------------------+ -| Function Prototypes. -+--------------------------------------------------------------------------*/ -/* - * ------------------------ RTEMS Single Irq Handler Mngt Routines ---------------- - */ - -/* - * function to initialize the interrupt for a specific BSP - */ -void BSP_rtems_irq_mngt_init(); - -/* - * function to connect a particular irq handler. This hanlder will NOT be called - * directly as the result of the corresponding interrupt. Instead, a RTEMS - * irq prologue will be called that will : - * - * 1) save the C scratch registers, - * 2) switch to a interrupt stack if the interrupt is not nested, - * 3) store the current i8259s' interrupt masks - * 4) modify them to disable the current interrupt at 8259 level (and may - * be others depending on software priorities) - * 5) aknowledge the i8259s', - * 6) demask the processor, - * 7) call the application handler - * - * As a result the hdl function provided - * - * a) can perfectly be written is C, - * b) may also well directly call the part of the RTEMS API that can be used - * from interrupt level, - * c) It only responsible for handling the jobs that need to be done at - * the device level including (aknowledging/re-enabling the interrupt at device, - * level, getting the data,...) - * - * When returning from the function, the following will be performed by - * the RTEMS irq epilogue : - * - * 1) masks the interrupts again, - * 2) restore the original i8259s' interrupt masks - * 3) switch back on the orinal stack if needed, - * 4) perform rescheduling when necessary, - * 5) restore the C scratch registers... - * 6) restore initial execution flow - * - */ - -int BSP_install_rtems_irq_handler (const rtems_irq_connect_data*); -/* - * function to get the current RTEMS irq handler for ptr->name. It enables to - * define hanlder chain... - */ -int BSP_get_current_rtems_irq_handler (rtems_irq_connect_data* ptr); -/* - * function to get disconnect the RTEMS irq handler for ptr->name. - * This function checks that the value given is the current one for safety reason. - * The user can use the previous function to get it. - */ -int BSP_remove_rtems_irq_handler (const rtems_irq_connect_data*); - -#ifdef __cplusplus -} -#endif - -#endif /* _IRQ_H_ */ -/* end of include file */ diff --git a/c/src/lib/libbsp/arm/vegaplus/start/start.S b/c/src/lib/libbsp/arm/vegaplus/start/start.S deleted file mode 100644 index 49c216150c..0000000000 --- a/c/src/lib/libbsp/arm/vegaplus/start/start.S +++ /dev/null @@ -1,235 +0,0 @@ -/* - * start.S : RTEMS entry point - * - * Copyright (C) 2000 Canon Research Centre France SA. - * Emmanuel Raguet, mailto:raguet@crf.canon.fr - * - * The license and distribution terms for this file may be - * found in found in the file LICENSE in this distribution or at - * http://www.rtems.com/license/LICENSE. - * - */ - -/* Register definition */ - -.equ CNTL_BASE_ADR, 0xF3000 /* Base address of registers */ -.equ PORTCNTL, 0x0C60 -.equ CSCNTL0_0, 0x0C00 /* Offset of CS0CNTL */ -.equ CSCNTL0_1, 0x0C04 /* Offset of CS0CNTL */ -.equ CSCNTL0_2, 0x0C08 /* Offset of CS0CNTL */ -.equ CSCNTL1_0, 0x0C20 /* Offset of CS0CNTL */ -.equ CSCNTL1_1, 0x0C24 /* Offset of CS0CNTL */ -.equ CSCNTL1_2, 0x0C28 /* Offset of CS0CNTL */ -.equ CNTL_CLK_ADR, 0xF2000 /* Base address of registers */ -.equ CLKCNTL, 0x08F4 /* Offset of CS0CNTL */ -.equ INTHPAI, 0x0800 -.equ INTEOI, 0x0808 -.equ EOI, 0x80 - -/* Some standard definitions...*/ - -.equ Mode_USR, 0x10 -.equ Mode_FIQ, 0x11 -.equ Mode_IRQ, 0x12 -.equ Mode_SVC, 0x13 -.equ Mode_ABT, 0x17 -.equ Mode_ABORT, 0x17 -.equ Mode_UNDEF, 0x1B -.equ Mode_SYS, 0x1F /*only available on ARM Arch. v4*/ - -.equ I_Bit, 0x80 -.equ F_Bit, 0x40 - -.equ Mode_SVC_MIRQ, Mode_SVC | I_Bit | F_Bit -.equ Mode_SVC_UIRQ, Mode_SVC -.equ Mode_IRQ_MIRQ, Mode_SVC | I_Bit | F_Bit - -.equ MARK_STACK, 0 /*Fill every stack with a pattern for debug (0 or 1)*/ - -/*----------------------------------------------------------------------------- - * Definitions - ----------------------------------------------------------------------------*/ -.equ PID_RAM_Limit, 0x1800 - -/* stack size definition */ -.equ FIQ_StackSize, 0x400 /* FIQ stack size */ -.equ IRQ_StackSize, 0xE00 /* IRQ stack size */ -.equ SVC_StackSize, 0x200 /* SVC stack size */ -.equ ABORT_StackSize, 0x100 /* ABORT stack size */ -.equ UNDEF_StackSize, 0x100 /* UNDEF stack size */ - -/* sack size address */ -.equ Stack_Limit, PID_RAM_Limit -.equ SVC_Stack, Stack_Limit -.equ ABORT_Stack, Stack_Limit - SVC_StackSize -.equ UNDEF_Stack, ABORT_Stack - ABORT_StackSize -.equ IRQ_Stack, UNDEF_Stack - UNDEF_StackSize -.equ FIQ_Stack, IRQ_Stack - IRQ_StackSize -.equ END_FIQ, FIQ_Stack - FIQ_StackSize - - .text - .globl _start - -/* - * This "strange" code is used to switch the memory access - * from 8 bits to 16 bits, because the vega plus accesses - * the memory via 8 bits at reset time - */ - -_start: - .long 0x00300010 /*LDR r3,0x18*/ - .long 0x00E5009F - - .long 0x00400010 - .long 0x00E5009F - - .long 0x004600B0 - .long 0x00E100C3 - - .long 0x00400002 /* CS0 = 16 bits*/ - .long 0x00E300A0 - - .long 0x004200B0 - .long 0x00E100C3 - - .long 0x00000009 - .long 0x00EA0000 - - .long 0x003C0000 - .long 0x0000000F - - .long 0x00A60087 - .long 0x00000000 - - .code 32 - -/* --- Initialise external bus*/ -Real_start: - MOV r0,#CNTL_BASE_ADR - -/*Load timing configuration of CS0*/ - LDR r1, =0x0804 - STR r1, [r0,#CSCNTL0_0] - LDR r1, =0xC432 - STR r1, [r0,#CSCNTL1_0] - -/* Load timing configuration and access mode of CS1 - NOTE : Important for macro REGION_INIT of Region_init.s - if initialisation of data in external RAM */ - LDR r1, =0x2200 - STR r1, [r0,#CSCNTL0_1] - LDR r1, =0x8022 - STR r1, [r0,#CSCNTL1_1] - -/* Load timing configuration and access mode of CS2 */ - LDR r1, =0x342 - STR r1, [r0,#CSCNTL0_2] - LDR r1, =0xA2 - STR r1, [r0,#CSCNTL1_2] - - MOV r0,#CNTL_CLK_ADR -/* Load clock mode 55 MHz */ - LDR r1, =0x0010 - STR r1, [r0,#CLKCNTL] - -/* Copy data from FLASH to RAM */ - LDR r0, =_initdata /* load address of region */ - LDR r1, =0x400000 /* execution address of region */ - LDR r2, =_edata /* copy execution address into r2 */ - -copy: - CMP r1, r2 /* loop whilst r1 < r2 */ - LDRLO r3, [r0], #4 - STRLO r3, [r1], #4 - BLO copy - -/* zero the bss */ - LDR r1, =__bss_end__ /* get end of ZI region */ - LDR r0, =__bss_start__ /* load base address of ZI region */ -zi_init: - MOV r2, #0 - CMP r0, r1 /* loop whilst r0 < r1 */ - STRLOT r2, [r0], #4 - BLO zi_init - -/* Load basic ARM7 interrupt table */ -VectorInit: - MOV R8, #0 - ADR R9, Vector_Init_Block - LDMIA R9!, {R0-R7} /* Copy the Vectors (8 words) */ - STMIA R8!, {R0-R7} - LDMIA R9!, {R0-R7} /* Copy the .long'ed addresses (8 words) */ - STMIA R8!, {R0-R7} - - B init2 - -/******************************************************* - standard exception vectors table - *** Must be located at address 0 -********************************************************/ - -Vector_Init_Block: - LDR PC, Reset_Addr - LDR PC, Undefined_Addr - LDR PC, SWI_Addr - LDR PC, Prefetch_Addr - LDR PC, Abort_Addr - NOP - LDR PC, IRQ_Addr - LDR PC, FIQ_Addr - - .globl Reset_Addr -Reset_Addr: .long _start -Undefined_Addr: .long Undefined_Handler -SWI_Addr: .long SWI_Handler -Prefetch_Addr: .long Prefetch_Handler -Abort_Addr: .long Abort_Handler - .long 0 -IRQ_Addr: .long IRQ_Handler -FIQ_Addr: .long FIQ_Handler - -/* The following handlers do not do anything useful */ - .globl Undefined_Handler -Undefined_Handler: - B Undefined_Handler - .globl SWI_Handler -SWI_Handler: - B SWI_Handler - .globl Prefetch_Handler -Prefetch_Handler: - B Prefetch_Handler - .globl Abort_Handler -Abort_Handler: - B Abort_Handler - .globl IRQ_Handler -IRQ_Handler: - B IRQ_Handler - .globl FIQ_Handler -FIQ_Handler: - B FIQ_Handler - -init2 : -/* --- Initialise stack pointer registers - Set up the ABORT stack pointer last and stay in SVC mode */ - MOV r0, #(Mode_ABORT | I_Bit | F_Bit) /* No interrupts */ - MSR cpsr, r0 - LDR sp, =ABORT_Stack - -/* Enter IRQ mode and set up the IRQ stack pointer */ - MOV r0, #Mode_IRQ | I_Bit | F_Bit /* No interrupts */ - MSR cpsr, r0 - LDR sp, =IRQ_Stack - -/* Enter FIQ mode and set up the FIQ stack pointer */ - MOV r0, #Mode_FIQ | I_Bit | F_Bit /* No interrupts */ - MSR cpsr, r0 - LDR sp, =FIQ_Stack - -/* Set up the SVC stack pointer last and stay in SVC mode */ - MOV r0, #Mode_SVC | I_Bit | F_Bit /* No interrupts */ - MSR cpsr, r0 - LDR sp, =SVC_Stack - -/* --- Now we enter the C code */ - - B boot_card diff --git a/c/src/lib/libbsp/arm/vegaplus/startup/bspstart.c b/c/src/lib/libbsp/arm/vegaplus/startup/bspstart.c deleted file mode 100644 index 5b1749d7cf..0000000000 --- a/c/src/lib/libbsp/arm/vegaplus/startup/bspstart.c +++ /dev/null @@ -1,156 +0,0 @@ -/*-------------------------------------------------------------------------+ -| This file contains the ARM BSP startup package. It includes application, -| board, and monitor specific initialization and configuration. The generic CPU -| dependent initialization has been performed before this routine is invoked. -+--------------------------------------------------------------------------+ -| -| Copyright (c) 2000 Canon Research Centre France SA. -| Emmanuel Raguet, mailto:raguet@crf.canon.fr -| -| The license and distribution terms for this file may be -| found in found in the file LICENSE in this distribution or at -| http://www.rtems.com/license/LICENSE. -| -+--------------------------------------------------------------------------*/ - -#include <bsp.h> -#include <rtems/libcsupport.h> -#include <rtems/libio.h> - -#include <uart.h> - -/*-------------------------------------------------------------------------+ -| Global Variables -+--------------------------------------------------------------------------*/ -volatile unsigned long *Regs = (unsigned long*)0xF0000; /* Chip registers */ - -extern uint32_t _end; /* End of BSS. Defined in 'linkcmds'. */ -/* - * Size of heap if it is 0 it will be dynamically defined by memory size, - * otherwise the value should be changed by binary patch - */ -uint32_t _heap_size = 0; - -/* Size of stack used during initialization. Defined in 'start.s'. */ -extern uint32_t _stack_size; - -uint32_t rtemsFreeMemStart; - /* Address of start of free memory - should be updated - after creating new partitions or regions. */ - -/* The original BSP configuration table from the application and our copy of it - with some changes. */ - -extern rtems_configuration_table Configuration; - rtems_configuration_table BSP_Configuration; - -rtems_cpu_table Cpu_table; /* CPU configuration table. */ -char *rtems_progname; /* Program name - from main(). */ - -/*-------------------------------------------------------------------------+ -| External Prototypes -+--------------------------------------------------------------------------*/ -extern void rtems_irq_mngt_init(void); -void bsp_libc_init( void *, uint32_t, int ); -void bsp_postdriver_hook(void); - -/*-------------------------------------------------------------------------+ -| Function: bsp_pretasking_hook -| Description: BSP pretasking hook. Called just before drivers are -| initialized. Used to setup libc and install any BSP -| extensions. NOTE: Must not use libc (to do io) from here, -| since drivers are not yet initialized. -| Global Variables: None. -| Arguments: None. -| Returns: Nothing. -+--------------------------------------------------------------------------*/ -void bsp_pretasking_hook(void) -{ - - if(_heap_size == 0) - { - _heap_size = 0x420000 - rtemsFreeMemStart; - } - - bsp_libc_init((void *)rtemsFreeMemStart, _heap_size, 0); - - rtemsFreeMemStart += _heap_size; /* HEAP_SIZE in KBytes */ - -#ifdef RTEMS_DEBUG - - rtems_debug_enable(RTEMS_DEBUG_ALL_MASK); - -#endif /* RTEMS_DEBUG */ - -} /* bsp_pretasking_hook */ - -/*-------------------------------------------------------------------------+ -| Function: bsp_start -| Description: Called before main is invoked. -| Global Variables: None. -| Arguments: None. -| Returns: Nothing. -+--------------------------------------------------------------------------*/ -void bsp_start_default( void ) -{ - rtemsFreeMemStart = (uint32_t)(&_end); /* &_end+_stack_size;*/ - /* set the value of start of free memory. */ - - /* If we don't have command line arguments set default program name. */ - - Cpu_table.pretasking_hook = bsp_pretasking_hook; /* init libc, etc. */ - Cpu_table.predriver_hook = NULL; /* use system's */ - Cpu_table.postdriver_hook = bsp_postdriver_hook; - Cpu_table.idle_task = NULL; - /* do not override system IDLE task */ - Cpu_table.do_zero_of_workspace = TRUE; - Cpu_table.interrupt_stack_size = 4096; - Cpu_table.extra_mpci_receive_server_stack = 0; - - /* Place RTEMS workspace at beginning of free memory. */ - BSP_Configuration.work_space_start = (void *)rtemsFreeMemStart; - - rtemsFreeMemStart += BSP_Configuration.work_space_size; - - /* - * Init rtems exceptions management - */ - rtems_exception_init_mngt(); - - /* - * Init rtems interrupt management - */ - rtems_irq_mngt_init(); - - /* - * The following information is very useful when debugging. - */ - -#if 0 - printk( "work_space_size = 0x%x\n", BSP_Configuration.work_space_size ); - printk( "maximum_extensions = 0x%x\n", BSP_Configuration.maximum_extensions ); - printk( "microseconds_per_tick = 0x%x\n", - BSP_Configuration.microseconds_per_tick ); - printk( "ticks_per_timeslice = 0x%x\n", - BSP_Configuration.ticks_per_timeslice ); - printk( "maximum_devices = 0x%x\n", BSP_Configuration.maximum_devices ); - printk( "number_of_device_drivers = 0x%x\n", - BSP_Configuration.number_of_device_drivers ); - printk( "Device_driver_table = 0x%x\n", - BSP_Configuration.Device_driver_table ); - - printk( "_heap_size = 0x%x\n", _heap_size ); - /* printk( "_stack_size = 0x%x\n", _stack_size );*/ - printk( "rtemsFreeMemStart = 0x%x\n", rtemsFreeMemStart ); - printk( "work_space_start = 0x%x\n", BSP_Configuration.work_space_start ); - printk( "work_space_size = 0x%x\n", BSP_Configuration.work_space_size ); -#endif - -} /* bsp_start */ - -/* - * By making this a weak alias for bsp_start_default, a brave soul - * can override the actual bsp_start routine used. - */ - -void bsp_start (void) __attribute__ ((weak, alias("bsp_start_default"))); diff --git a/c/src/lib/libbsp/arm/vegaplus/startup/exit.c b/c/src/lib/libbsp/arm/vegaplus/startup/exit.c deleted file mode 100644 index 03e240cc33..0000000000 --- a/c/src/lib/libbsp/arm/vegaplus/startup/exit.c +++ /dev/null @@ -1,39 +0,0 @@ -/*-------------------------------------------------------------------------+ -| exit.c - ARM BSP -+--------------------------------------------------------------------------+ -| Routines to shutdown and reboot the BSP. -+--------------------------------------------------------------------------+ -| -| Copyright (c) 2000 Canon Research Centre France SA. -| Emmanuel Raguet, mailto:raguet@crf.canon.fr -| -| The license and distribution terms for this file may be -| found in found in the file LICENSE in this distribution or at -| http://www.rtems.com/license/LICENSE. -| -+--------------------------------------------------------------------------*/ - -#include <stdio.h> -#include <bsp.h> -#include <rtems/bspIo.h> -#include <rtems/libio.h> - -void rtemsReboot (void) -{ - asm volatile ("b _start"); -} - -void bsp_cleanup(void) -{ - unsigned char ch; - static char line[]="\nEXECUTIVE SHUTDOWN! Any key to reboot..."; - /* - * AT this point, the console driver is disconnected => we must - * use polled output/input. This is exactly what printk - * does. - */ - printk("\n"); - printk(line); - ch = BSP_poll_char(); - rtemsReboot(); -} diff --git a/c/src/lib/libbsp/arm/vegaplus/startup/linkcmds b/c/src/lib/libbsp/arm/vegaplus/startup/linkcmds deleted file mode 100644 index 002bd0965f..0000000000 --- a/c/src/lib/libbsp/arm/vegaplus/startup/linkcmds +++ /dev/null @@ -1,256 +0,0 @@ -OUTPUT_FORMAT("elf32-littlearm", "elf32-bigarm", - "elf32-littlearm") -OUTPUT_ARCH(arm) -ENTRY(_start) -MEMORY { -/* Settings as submitted which won't match an arbitrary user board - and are not enough to link every test case so changed to link all tests. - FLASH (rx) : ORIGIN = 0x200000, LENGTH = 512K - RAM (!rx) : ORIGIN = 0x400000, LENGTH = 128K -*/ - FLASH (rx) : ORIGIN = 0x200000, LENGTH = 1024K - RAM (!rx) : ORIGIN = 0x600000, LENGTH = 128K -} - -/* Do we need any of these for elf? - __DYNAMIC = 0; */ -SECTIONS -{ - /* Read-only sections, merged into text segment: */ -/* . = 0 + SIZEOF_HEADERS;*/ - .hash : { *(.hash) } > FLASH - .dynsym : { *(.dynsym) } > FLASH - .dynstr : { *(.dynstr) } > FLASH - .gnu.version : { *(.gnu.version) } > FLASH - .gnu.version_d : { *(.gnu.version_d) } > FLASH - .gnu.version_r : { *(.gnu.version_r) } > FLASH - .rel.init : { *(.rel.init) } > FLASH - .rela.init : { *(.rela.init) } > FLASH - .rel.text : - { - *(.rel.text) - *(.rel.text.*) - *(.rel.gnu.linkonce.t*) - } > FLASH - .rela.text : - { - *(.rela.text) - *(.rela.text.*) - *(.rela.gnu.linkonce.t*) - } > FLASH - .rel.fini : { *(.rel.fini) } > FLASH - .rela.fini : { *(.rela.fini) } > FLASH - .rel.rodata : - { - *(.rel.rodata) - *(.rel.rodata.*) - *(.rel.gnu.linkonce.r*) - } > FLASH - .rela.rodata : - { - *(.rela.rodata) - *(.rela.rodata.*) - *(.rela.gnu.linkonce.r*) - } > FLASH - .rel.data : - { - *(.rel.data) - *(.rel.data.*) - *(.rel.gnu.linkonce.d*) - } > FLASH - .rela.data : - { - *(.rela.data) - *(.rela.data.*) - *(.rela.gnu.linkonce.d*) - } > FLASH - .rel.ctors : { *(.rel.ctors) } > FLASH - .rela.ctors : { *(.rela.ctors) } > FLASH - .rel.dtors : { *(.rel.dtors) } > FLASH - .rela.dtors : { *(.rela.dtors) } > FLASH - .rel.got : { *(.rel.got) } > FLASH - .rela.got : { *(.rela.got) } > FLASH - .rel.sdata : - { - *(.rel.sdata) - *(.rel.sdata.*) - *(.rel.gnu.linkonce.s*) - } > FLASH - .rela.sdata : - { - *(.rela.sdata) - *(.rela.sdata.*) - *(.rela.gnu.linkonce.s*) - } > FLASH - .rel.sbss : { *(.rel.sbss) } > FLASH - .rela.sbss : { *(.rela.sbss) } > FLASH - .rel.bss : { *(.rel.bss) } > FLASH - .rela.bss : { *(.rela.bss) } > FLASH - .rel.plt : { *(.rel.plt) } > FLASH - .rela.plt : { *(.rela.plt) } > FLASH - .init : - { - KEEP (*(.init)) - } > FLASH /*=0*/ - .plt : { *(.plt) } > FLASH - .text : - { - *(.text) - *(.text.*) - *(.stub) - - /* - * Special FreeBSD sysctl sections. - */ - . = ALIGN (16); - __start_set_sysctl_set = .; - *(set_sysctl_*); - __stop_set_sysctl_set = ABSOLUTE(.); - *(set_domain_*); - *(set_pseudo_*); - - /* .gnu.warning sections are handled specially by elf32.em. */ - *(.gnu.warning) - *(.gnu.linkonce.t*) - *(.glue_7t) *(.glue_7) - } > FLASH /*=0*/ - _etext = .; - PROVIDE (etext = .); - .fini : - { - KEEP (*(.fini)) - } > FLASH /*=0*/ - .rodata : { *(.rodata) *(.rodata.*) *(.gnu.linkonce.r*) } > FLASH - .rodata1 : { *(.rodata1) } > FLASH - _erodata = ABSOLUTE(.); - PROVIDE (erodata = ABSOLUTE(.)); - /* Adjust the address for the data segment. We want to adjust up to - the same address within the page on the next page up. */ - . = ALIGN(256); - _begdata = ALIGN(256); - .arm_end_text : - { - . = ALIGN(256); - _initdata = ALIGN(256); - } > FLASH - .data : AT (_begdata) - { - *(.data*) - *(.jcr) - *(.gnu.linkonce.d*) - SORT(CONSTRUCTORS) - } > RAM - .data1 : { *(.data1) } > RAM - .eh_frame : { *(.eh_frame) } > RAM - .gcc_except_table : { *(.gcc_except_table) } > RAM - .ctors : - { - /* gcc uses crtbegin.o to find the start of - the constructors, so we make sure it is - first. Because this is a wildcard, it - doesn't matter if the user does not - actually link against crtbegin.o; the - linker won't look for a file to match a - wildcard. The wildcard also means that it - doesn't matter which directory crtbegin.o - is in. */ - KEEP (*crtbegin.o(.ctors)) - /* We don't want to include the .ctor section from - from the crtend.o file until after the sorted ctors. - The .ctor section from the crtend file contains the - end of ctors marker and it must be last */ - KEEP (*(EXCLUDE_FILE (*crtend.o ) .ctors)) - KEEP (*(SORT(.ctors.*))) - KEEP (*(.ctors)) - } > RAM - .dtors : - { - KEEP (*crtbegin.o(.dtors)) - KEEP (*(EXCLUDE_FILE (*crtend.o ) .dtors)) - KEEP (*(SORT(.dtors.*))) - KEEP (*(.dtors)) - } > RAM - .got : { *(.got.plt) *(.got) } > RAM - .dynamic : { *(.dynamic) } > RAM - /* We want the small data sections together, so single-instruction offsets - can access them all, and initialized data all before uninitialized, so - we can shorten the on-disk segment size. */ - .sdata : - { - *(.sdata) - *(.sdata.*) - *(.gnu.linkonce.s.*) - } > RAM - .arm_data : - { - _edata = .; - __bss_start = .; - __bss_start__ = .; - } > RAM - .sbss : - { - *(.dynsbss) - *(.sbss) - *(.sbss.*) - *(.scommon) - } > RAM - .bss : - { - *(.dynbss) - *(.bss) - *(.bss.*) - *(.gnu.linkonce.b.*) - *(COMMON) - /* Align here to ensure that the .bss section occupies space up to - _end. Align after .bss to ensure correct alignment even if the - .bss section disappears because there are no input sections. */ - . = ALIGN(32 / 8); - } > RAM - . = ALIGN(32 / 8); - .arm_end : - { - _end = .; - _bss_end__ = . ; - __bss_end__ = . ; - __end__ = . ; - } > RAM - /* Stabs debugging sections. */ - .stab 0 : { *(.stab) } - .stabstr 0 : { *(.stabstr) } - .stab.excl 0 : { *(.stab.excl) } - .stab.exclstr 0 : { *(.stab.exclstr) } - .stab.index 0 : { *(.stab.index) } - .stab.indexstr 0 : { *(.stab.indexstr) } - .comment 0 : { *(.comment) } - /* DWARF debug sections. - Symbols in the DWARF debugging sections are relative to the beginning - of the section so we begin them at 0. */ - /* DWARF 1 */ - .debug 0 : { *(.debug) } - .line 0 : { *(.line) } - /* GNU DWARF 1 extensions */ - .debug_srcinfo 0 : { *(.debug_srcinfo) } - .debug_sfnames 0 : { *(.debug_sfnames) } - /* DWARF 1.1 and DWARF 2 */ - .debug_aranges 0 : { *(.debug_aranges) } - .debug_pubnames 0 : { *(.debug_pubnames) } - /* DWARF 2 */ - .debug_info 0 : { *(.debug_info) } - .debug_abbrev 0 : { *(.debug_abbrev) } - .debug_line 0 : { *(.debug_line) } - .debug_frame 0 : { *(.debug_frame) } - .debug_str 0 : { *(.debug_str) } - .debug_loc 0 : { *(.debug_loc) } - .debug_macinfo 0 : { *(.debug_macinfo) } - /* SGI/MIPS DWARF 2 extensions */ - .debug_weaknames 0 : { *(.debug_weaknames) } - .debug_funcnames 0 : { *(.debug_funcnames) } - .debug_typenames 0 : { *(.debug_typenames) } - .debug_varnames 0 : { *(.debug_varnames) } - /*.stack 0x80000 : { _stack = .; *(.stack) }*/ - /* These must appear regardless of . */ -} - - - - |