summaryrefslogtreecommitdiffstats
path: root/c/src/lib/libbsp/arm/xilinx-zynq
diff options
context:
space:
mode:
authorRalf Kirchner <ralf.kirchner@embedded-brains.de>2014-02-17 10:22:16 +0100
committerSebastian Huber <sebastian.huber@embedded-brains.de>2014-03-13 16:10:54 +0100
commit9fcd1b355617135dda95fd7b8bb243bacf0bdc3f (patch)
tree95216c0e0aaa499537344d5950b5f504f3205108 /c/src/lib/libbsp/arm/xilinx-zynq
parentbsp/arm: Add SCU errata handling for L2C-310 cache (diff)
downloadrtems-9fcd1b355617135dda95fd7b8bb243bacf0bdc3f.tar.bz2
bsp/arm: Add handling for level 2 L2C-310 cache controller
arm-l2c-310/cache_.h contains the handling for the L2C-310 level 2 cache controller from arm. It references the arm level 1 cache handling in the new file arm-cache-l1.h.
Diffstat (limited to 'c/src/lib/libbsp/arm/xilinx-zynq')
0 files changed, 0 insertions, 0 deletions