summaryrefslogtreecommitdiffstats
path: root/c/src/lib/libbsp/arm/configure.ac
diff options
context:
space:
mode:
authorPavel Pisa <pisa@cmp.felk.cvut.cz>2016-07-17 18:50:18 +0200
committerPavel Pisa <pisa@cmp.felk.cvut.cz>2016-07-20 16:46:04 +0200
commitdcf806ef51f1b6893e47d19a5d36becde4df9273 (patch)
tree5613b7c58cfb6ece6eb0c1cbae0ad12d4f5cf175 /c/src/lib/libbsp/arm/configure.ac
parentarm/raspberrypi: use cache manager operations to flush/invalidate all cache l... (diff)
downloadrtems-dcf806ef51f1b6893e47d19a5d36becde4df9273.tar.bz2
arm/raspberrypi: reorder and update MMU config table to nor force RW section later to RO.
Enable even the first megabyte of SDRAM to be cache-able after problems with stale cache content has been resolved by previous commit. Because major part of application usually fits to the first megabyte this speedups test dhrystone application by factor 40.
Diffstat (limited to 'c/src/lib/libbsp/arm/configure.ac')
0 files changed, 0 insertions, 0 deletions