diff options
| author | Joel Sherrill <joel.sherrill@oarcorp.com> | 2012-06-11 13:37:29 -0500 |
|---|---|---|
| committer | Joel Sherrill <joel.sherrill@oarcorp.com> | 2012-06-11 13:37:29 -0500 |
| commit | 2d7ae960bbdbc82f795814ee6c600e93200ddf4d (patch) | |
| tree | ad12bf1ac7f551a70f004a897a7246cf0b9ea716 /c/src/aclocal | |
| parent | powerpc/cpu.h: Define CPU_SIMPLE_VECTORED_INTERRUPTS and remove _CPU_ISR_Init... (diff) | |
| download | rtems-2d7ae960bbdbc82f795814ee6c600e93200ddf4d.tar.bz2 | |
v850 port: Initial addition with BSP for simulator in GDB
Port
+ v850 does not have appear to have any optimized bit scan instructions
+ v850 does have single instructions for wap u16 and u32
+ Code path optimization preferences set
+ Add BSP variants for each GCC CPU model flag and a README
- v850e1 variant does not work (fails during BSP initialization)
BSP for GDB v850 Simulator
+ linkcmds matches defaults in GDB simulator with RTEMS mods
+ crt1.c added from v850 newlib port for __main()
+ BSP exits cleanly
+ printk and console I/O work
+ uses clock tick from IDLE task
+ Tests not requiring real clock ISR work
Documentation
+ CPU Supplment chapter for v850 added
Diffstat (limited to 'c/src/aclocal')
| -rw-r--r-- | c/src/aclocal/rtems-cpu-subdirs.m4 | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/c/src/aclocal/rtems-cpu-subdirs.m4 b/c/src/aclocal/rtems-cpu-subdirs.m4 index 59c8211b71..c18096aaed 100644 --- a/c/src/aclocal/rtems-cpu-subdirs.m4 +++ b/c/src/aclocal/rtems-cpu-subdirs.m4 @@ -26,6 +26,7 @@ _RTEMS_CPU_SUBDIR([powerpc],[$1]);; _RTEMS_CPU_SUBDIR([sh],[$1]);; _RTEMS_CPU_SUBDIR([sparc],[$1]);; _RTEMS_CPU_SUBDIR([sparc64],[$1]);; +_RTEMS_CPU_SUBDIR([v850],[$1]);; *) AC_MSG_ERROR([Invalid RTEMS_CPU <[$]{RTEMS_CPU}>]) esac ]) |