summaryrefslogtreecommitdiffstats
path: root/bsps
diff options
context:
space:
mode:
authorKarel Gardas <karel@functional.vision>2022-04-01 18:14:11 +0200
committerSebastian Huber <sebastian.huber@embedded-brains.de>2022-04-05 09:56:05 +0200
commit0acc136039fd1de72b276be6130a66551e546823 (patch)
tree9586fd173d045269b86c85cfed3de429f3e33546 /bsps
parentbsp/stm32h7: disable UART 5, 7, 8, 9 and USART 3, 6, 10 for STM32H7B3I-DK BSP (diff)
downloadrtems-0acc136039fd1de72b276be6130a66551e546823.tar.bz2
bsp/stm32h7: add configuration for USART1 GPIO pins, registers and alternate function
Diffstat (limited to 'bsps')
-rw-r--r--bsps/arm/stm32h7/console/console-usart1-cfg.c8
1 files changed, 5 insertions, 3 deletions
diff --git a/bsps/arm/stm32h7/console/console-usart1-cfg.c b/bsps/arm/stm32h7/console/console-usart1-cfg.c
index 47c13b2f54..d64d91ab30 100644
--- a/bsps/arm/stm32h7/console/console-usart1-cfg.c
+++ b/bsps/arm/stm32h7/console/console-usart1-cfg.c
@@ -31,15 +31,17 @@
#include <stm32h7/hal.h>
+#include <bspopts.h>
+
const stm32h7_uart_config stm32h7_usart1_config = {
.gpio = {
- .regs = GPIOB,
+ .regs = STM32H7_USART1_GPIO_REGS,
.config = {
- .Pin = GPIO_PIN_14 | GPIO_PIN_15,
+ .Pin = STM32H7_USART1_GPIO_PINS,
.Mode = GPIO_MODE_AF_PP,
.Pull = GPIO_NOPULL,
.Speed = GPIO_SPEED_FREQ_LOW,
- .Alternate = GPIO_AF4_USART1
+ .Alternate = STM32H7_USART1_ALT_FUNC
}
},
.irq = USART1_IRQn,