diff options
| author | Sebastian Huber <sebastian.huber@embedded-brains.de> | 2021-06-08 09:21:30 +0200 |
|---|---|---|
| committer | Sebastian Huber <sebastian.huber@embedded-brains.de> | 2021-06-10 07:59:39 +0200 |
| commit | 93afcff7b5360fa71616d789c4d34279309a24e9 (patch) | |
| tree | eb8d206b7d38e345a7b286430e6e31d89d3c27b5 /bsps/sparc/shared/start/start.S | |
| parent | bsps/sparc: Simplify stack initialization (diff) | |
| download | rtems-93afcff7b5360fa71616d789c4d34279309a24e9.tar.bz2 | |
bsps/sparc: Simplify memory initialization
Directly initialize the memory in the start sequence defined by start.S
instead of using a system initialization handler. This avoids using the
global variable rdb_start which used a memory location which was shared
with _ERC32_MEC_Timer_Control_Mirror. This change makes it possible to
use _Memory_Allocate() even before the system initialization is started.
Change license to BSD-2-Clause according to file history and
re-licensing agreement.
Update #3053.
Diffstat (limited to 'bsps/sparc/shared/start/start.S')
| -rw-r--r-- | bsps/sparc/shared/start/start.S | 14 |
1 files changed, 4 insertions, 10 deletions
diff --git a/bsps/sparc/shared/start/start.S b/bsps/sparc/shared/start/start.S index c22509b038..13c3cffc00 100644 --- a/bsps/sparc/shared/start/start.S +++ b/bsps/sparc/shared/start/start.S @@ -178,16 +178,10 @@ SYM(trap_table): MEC timer control register mirror is so we can stop the timers from an external debugger. It is needed because the control register is write-only. Trap 0x7C cannot occure in ERC32... - - We also use this location to store the last location of the - usable RAM in order not to overwrite the remote debugger with - the RTEMS work-space area. - */ - .global SYM(_ERC32_MEC_Timer_Control_Mirror), SYM(rdb_start), SYM(CLOCK_SPEED) + .global SYM(_ERC32_MEC_Timer_Control_Mirror), SYM(CLOCK_SPEED) -SYM(rdb_start): SYM(_ERC32_MEC_Timer_Control_Mirror): BAD_TRAP; BAD_TRAP; ! 7C - 7D undefined @@ -320,9 +314,6 @@ SYM(hard_reset): st %l7, [%l0] #endif - set SYM(rdb_start), %g5 ! End of RAM - st %o0, [%g5] - /* clear the bss */ sethi %hi(__bss_start), %g2 ! g2 = start of bss @@ -338,6 +329,9 @@ SYM(hard_reset): bleu,a .Lzerobss nop + call SYM(_SPARC_Memory_initialize) + nop ! o0 = end of usable RAM provided by the boot loader + call SYM(boot_card) ! does not return mov %g0, %o0 ! command line |