diff options
author | Sebastian Huber <sebastian.huber@embedded-brains.de> | 2018-04-25 15:06:08 +0200 |
---|---|---|
committer | Sebastian Huber <sebastian.huber@embedded-brains.de> | 2018-04-26 07:17:57 +0200 |
commit | eb36d1198cdf9dc1e2f776ef6e1e38755f6d13c5 (patch) | |
tree | 14177ad7a58c06a3c537d1e55dae7bc369a1a4b9 /bsps/powerpc/gen83xx/README.mpc8313erdb | |
parent | bsps: Remove unmaintained times files (diff) | |
download | rtems-eb36d1198cdf9dc1e2f776ef6e1e38755f6d13c5.tar.bz2 |
bsps: Move documentation, etc. files to bsps
This patch is a part of the BSP source reorganization.
Update #3285.
Diffstat (limited to 'bsps/powerpc/gen83xx/README.mpc8313erdb')
-rw-r--r-- | bsps/powerpc/gen83xx/README.mpc8313erdb | 28 |
1 files changed, 28 insertions, 0 deletions
diff --git a/bsps/powerpc/gen83xx/README.mpc8313erdb b/bsps/powerpc/gen83xx/README.mpc8313erdb new file mode 100644 index 0000000000..1f529ae707 --- /dev/null +++ b/bsps/powerpc/gen83xx/README.mpc8313erdb @@ -0,0 +1,28 @@ +SPI: + +In master mode SCS (SPI_D) cannot be used as GPIO[31]. Unfortunately this pin +is connected to the SD Card slot. See also [1] SPI 5. + +TSEC: + +The interrupt vector values are switched at the IPIC. See also [1] IPIC 1. + +REFERENCES: + +[1] MPC8313ECE Rev. 3, 3/2008: "MPC8313E PowerQUICCâ„¢ II Pro Integrated Host + Processor Device Errata" + +Example U-Boot Sequence +======================= +setenv ethact TSEC1 +setenv ipaddr 192.168.96.106 +setenv serverip 192.168.96.31 +tftp 1000000 ticker.img +bootm + +Making a U-Boot Image +===================== +powerpc-rtems4.9-objcopy -O binary ticker.exe ticker.bin +gzip -9 ticker.bin +mkimage -A ppc -O rtems -T kernel -C gzip -a 100 -e 10000 -n "RTEMS +Test" -d ticker.bin.gz ticker.img |