diff options
| author | Sebastian Huber <sebastian.huber@embedded-brains.de> | 2020-12-18 22:00:54 +0100 |
|---|---|---|
| committer | Sebastian Huber <sebastian.huber@embedded-brains.de> | 2020-12-23 09:19:28 +0100 |
| commit | e164df5e33608576443b4cd5923a9046358ee773 (patch) | |
| tree | fe00beb9b25f50087d5a88f6401ffbb7b6059d4f /bsps/arm/altera-cyclone-v | |
| parent | bsps/arm: Add arm-data-cache-loop-set-way.h (diff) | |
| download | rtems-e164df5e33608576443b4cd5923a9046358ee773.tar.bz2 | |
bsps/arm: Clear SCTLR[M, I, A, C] in start.S
Initialize the data and unified cache levels. Invalidate the
instruction cache levels.
Update #4202.
Diffstat (limited to 'bsps/arm/altera-cyclone-v')
| -rw-r--r-- | bsps/arm/altera-cyclone-v/start/bspstarthooks.c | 2 |
1 files changed, 0 insertions, 2 deletions
diff --git a/bsps/arm/altera-cyclone-v/start/bspstarthooks.c b/bsps/arm/altera-cyclone-v/start/bspstarthooks.c index d3ba05626b..d1d21350f0 100644 --- a/bsps/arm/altera-cyclone-v/start/bspstarthooks.c +++ b/bsps/arm/altera-cyclone-v/start/bspstarthooks.c @@ -35,8 +35,6 @@ BSP_START_TEXT_SECTION void bsp_start_hook_0( void ) { - arm_cp15_instruction_cache_invalidate(); - arm_cp15_data_cache_invalidate_all_levels(); arm_a9mpcore_start_hook_0(); } |