summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorJoel Sherrill <joel.sherrill@OARcorp.com>2004-05-23 02:56:41 +0000
committerJoel Sherrill <joel.sherrill@OARcorp.com>2004-05-23 02:56:41 +0000
commit96e5865d90d20414ddb35eb3c2f731d39b618d8e (patch)
treecf5078f91b0fa3364344c1f2195e591334e545e9
parent2004-05-22 Till Strauman <strauman@slac.stanford.edu> (diff)
downloadrtems-96e5865d90d20414ddb35eb3c2f731d39b618d8e.tar.bz2
2004-05-22 Joel Sherrill <joel@OARcorp.com>
PR 615/bsps * include/tm27.h: Removing USE_ENHANCE_INTR_API conditional check since that is the only kind this BSP supports and tm27 does not care which interrupt model is used as long as the macros are properly defined.
-rw-r--r--c/src/lib/libbsp/powerpc/motorola_powerpc/ChangeLog7
-rw-r--r--c/src/lib/libbsp/powerpc/motorola_powerpc/include/tm27.h3
2 files changed, 7 insertions, 3 deletions
diff --git a/c/src/lib/libbsp/powerpc/motorola_powerpc/ChangeLog b/c/src/lib/libbsp/powerpc/motorola_powerpc/ChangeLog
index cb2b494d44..cb17783c6d 100644
--- a/c/src/lib/libbsp/powerpc/motorola_powerpc/ChangeLog
+++ b/c/src/lib/libbsp/powerpc/motorola_powerpc/ChangeLog
@@ -1,3 +1,10 @@
+2004-05-22 Joel Sherrill <joel@OARcorp.com>
+
+ PR 615/bsps
+ * include/tm27.h: Removing USE_ENHANCE_INTR_API conditional check since
+ that is the only kind this BSP supports and tm27 does not care which
+ interrupt model is used as long as the macros are properly defined.
+
2004-04-23 Ralf Corsepius <ralf_corsepius@rtems.org>
PR 610/bsps
diff --git a/c/src/lib/libbsp/powerpc/motorola_powerpc/include/tm27.h b/c/src/lib/libbsp/powerpc/motorola_powerpc/include/tm27.h
index d5a8b3f44c..13932d10e6 100644
--- a/c/src/lib/libbsp/powerpc/motorola_powerpc/include/tm27.h
+++ b/c/src/lib/libbsp/powerpc/motorola_powerpc/include/tm27.h
@@ -19,8 +19,6 @@
* Stuff for Time Test 27
*/
-#if defined(USE_ENHANCED_INTR_API)
-
#include <bsp/irq.h>
#define MUST_WAIT_FOR_INTERRUPT 1
@@ -60,6 +58,5 @@ void Install_tm27_vector(void (*_handler)())
_msr |= 0x8002; \
asm volatile( "mtmsr %0 ;" : "=r" (_msr) : "r" (_msr) ); \
} while (0)
-#endif
#endif