summaryrefslogtreecommitdiffstats
diff options
context:
space:
mode:
authorJoel Sherrill <joel.sherrill@OARcorp.com>2000-01-14 15:34:47 +0000
committerJoel Sherrill <joel.sherrill@OARcorp.com>2000-01-14 15:34:47 +0000
commit95f5adbffde33158dca6fab648f9f572ed4f0de5 (patch)
tree4a738ec0211cf2f02cee9603eef5d5862ddc15ac
parentRemoved warning. (diff)
downloadrtems-95f5adbffde33158dca6fab648f9f572ed4f0de5.tar.bz2
Warning corrections per feedback from Emmanuel Raguet <raguet@crf.canon.fr>.
-rw-r--r--c/src/libchip/network/dec21140.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/c/src/libchip/network/dec21140.c b/c/src/libchip/network/dec21140.c
index 487ffdff43..1799c1dec1 100644
--- a/c/src/libchip/network/dec21140.c
+++ b/c/src/libchip/network/dec21140.c
@@ -76,7 +76,6 @@
#define IO_MASK 0x3
#define MEM_MASK 0xF
-#define MASK_OFFSET 0xF
/* command and status registers, 32-bit access, only if IO-ACCESS */
#define ioCSR0 0x00 /* bus mode register */
@@ -173,6 +172,7 @@ struct MD {
#define bus_to_phys(address) ((unsigned int)((address)) - PREP_PCI_DRAM_OFFSET)
#define CPU_CACHE_ALIGNMENT_FOR_BUFFER PPC_CACHE_ALIGNMENT
#else
+extern void Wait_X_ms( unsigned int timeToWait );
#define phys_to_bus(address) ((unsigned int) ((address)))
#define bus_to_phys(address) ((unsigned int) ((address)))
#define delay_in_bus_cycles(cycle) Wait_X_ms( cycle/100 )