blob: 6ed271e564feaee56555e791e2091ffe3a191181 (
plain) (
tree)
|
|
#
# COPYRIGHT (c) 1988-1999.
# On-Line Applications Research Corporation (OAR).
# All rights reserved.
#
# $Id$
#
AUTOMAKE_OPTIONS = foreign
PROJECT=hppa1_1
include $(top_srcdir)/project.am
include $(top_srcdir)/supplements/supplement.am
COMMON_FILES=$(top_srcdir)/common/cpright.texi $(top_builddir)/common/setup.texi
GENERATED_FILES=\
cpumodel.texi callconv.texi memmodel.texi intr.texi fatalerr.texi \
bsp.texi cputable.texi wksheets.texi timing.texi timeSIMHPPA.texi
FILES= preface.texi
info_TEXINFOS = hppa1_1.texi
hppa1_1_TEXINFOS = $(FILES) $(COMMON_FILES) $(GENERATED_FILES)
#
# Chapters which get automatic processing
#
cpumodel.texi: cpumodel.t
$(BMENU) -p "Preface" \
-u "Top" \
-n "Calling Conventions" $<
callconv.texi: callconv.t
$(BMENU) -p "CPU Model Dependent Features CPU Model Name" \
-u "Top" \
-n "Memory Model" $<
memmodel.texi: memmodel.t
$(BMENU) -p "Calling Conventions User-Provided Routines" \
-u "Top" \
-n "Interrupt Processing" $<
# Interrupt Chapter:
# 1. Replace Times and Sizes
# 2. Build Node Structure
intr.texi: intr_NOTIMES.t SIMHPPA_TIMES
${REPLACE2} -p $(srcdir)/SIMHPPA_TIMES $(srcdir)/intr_NOTIMES.t intr.t
$(BMENU) -p "Memory Model Flat Memory Model" \
-u "Top" \
-n "Default Fatal Error Processing" intr.t
CLEANFILES += intr.t
fatalerr.texi: fatalerr.t
$(BMENU) -p "Interrupt Processing Disabling of Interrupts by RTEMS" \
-u "Top" \
-n "Board Support Packages" $<
bsp.texi: bsp.t
$(BMENU) -p "Default Fatal Error Processing Default Fatal Error Handler Operations" \
-u "Top" \
-n "Processor Dependent Information Table" $<
cputable.texi: cputable.t
$(BMENU) -p "Board Support Packages Processor Initialization" \
-u "Top" \
-n "Memory Requirements" $<
# Worksheets Chapter:
# 1. Obtain the Shared File
# 2. Replace Times and Sizes
# 3. Build Node Structure
wksheets.texi: $(top_srcdir)/common/wksheets.t SIMHPPA_TIMES
${REPLACE2} -p $(srcdir)/SIMHPPA_TIMES \
$(top_srcdir)/common/wksheets.t wksheets.t
$(BMENU) -p "Processor Dependent Information Table CPU Dependent Information Table" \
-u "Top" \
-n "Timing Specification" wksheets.t
CLEANFILES += wksheets.t
# Timing Specification Chapter:
# 1. Copy the Shared File
# 3. Build Node Structure
timing.texi: $(top_srcdir)/common/timing.t
cp $(top_srcdir)/common/timing.t timing.t
$(BMENU) -p "Memory Requirements RTEMS RAM Workspace Worksheet" \
-u "Top" \
-n "HP-7100 Timing Data" timing.t
CLEANFILES += timing.t
# Timing Data for BSP Chapter:
# 1. Copy the Shared File
# 2. Replace Times and Sizes
# 3. Build Node Structure
timeSIMHPPA.texi: timeSIMHPPA.t
$(BMENU) -p "Timing Specification Terminology" \
-u "Top" \
-n "Command and Variable Index" $<
EXTRA_DIST = SIMHPPA_TIMES *.t
|