blob: 60a3e3b771358ef1a79ff3c87e7e24d1de9cce33 (
plain) (
tree)
|
|
/* z8530.h
*
* This include file defines information related to a Zilog Z8530
* SCC Chip. It is a IO mapped part.
*
* Input parameters: NONE
*
* Output parameters: NONE
*
* COPYRIGHT (c) 1989-1998.
* On-Line Applications Research Corporation (OAR).
* Copyright assigned to U.S. Government, 1994.
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.OARcorp.com/rtems/license.html.
*
* $Id$
*/
#ifndef __Z8530_h
#define __Z8530_h
#ifdef __cplusplus
extern "C" {
#endif
/* macros */
#define VOL8( ptr ) ((volatile rtems_unsigned8 *)(ptr))
#define Z8x30_STATE0 ( z8530 ) \
{ char *garbage; \
(garbage) = *(VOL8(z8530)) \
}
#define Z8x30_WRITE_CONTROL( z8530, reg, data ) \
*(VOL8(z8530)) = (reg); \
*(VOL8(z8530)) = (data)
#define Z8x30_READ_CONTROL( z8530, reg, data ) \
*(VOL8(z8530)) = (reg); \
(data) = *(VOL8(z8530))
#define Z8x30_WRITE_DATA( z8530, data ) \
*(VOL8(z8530)) = (data);
#define Z8x30_READ_DATA( z8530, data ) \
(data) = *(VOL8(z8530));
/* RR_0 Bit Definitions */
#define RR_0_TX_BUFFER_EMPTY 0x04
#define RR_0_RX_DATA_AVAILABLE 0x01
/* read registers */
#define RR_0 0x00
#define RR_1 0x01
#define RR_2 0x02
#define RR_3 0x03
#define RR_4 0x04
#define RR_5 0x05
#define RR_6 0x06
#define RR_7 0x07
#define RR_8 0x08
#define RR_9 0x09
#define RR_10 0x0A
#define RR_11 0x0B
#define RR_12 0x0C
#define RR_13 0x0D
#define RR_14 0x0E
#define RR_15 0x0F
/* write registers */
#define WR_0 0x00
#define WR_1 0x01
#define WR_2 0x02
#define WR_3 0x03
#define WR_4 0x04
#define WR_5 0x05
#define WR_6 0x06
#define WR_7 0x07
#define WR_8 0x08
#define WR_9 0x09
#define WR_10 0x0A
#define WR_11 0x0B
#define WR_12 0x0C
#define WR_13 0x0D
#define WR_14 0x0E
#define WR_15 0x0F
#ifdef __cplusplus
}
#endif
#endif
|