/* ---------------------------------------------------------------------------- */
/* Atmel Microcontroller Software Support */
/* SAM Software Package License */
/* ---------------------------------------------------------------------------- */
/* Copyright (c) 2015, Atmel Corporation */
/* */
/* All rights reserved. */
/* */
/* Redistribution and use in source and binary forms, with or without */
/* modification, are permitted provided that the following condition is met: */
/* */
/* - Redistributions of source code must retain the above copyright notice, */
/* this list of conditions and the disclaimer below. */
/* */
/* Atmel's name may not be used to endorse or promote products derived from */
/* this software without specific prior written permission. */
/* */
/* DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR */
/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */
/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE */
/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, */
/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */
/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, */
/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF */
/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING */
/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */
/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. */
/* ---------------------------------------------------------------------------- */
#ifndef _SAME70J19_
#define _SAME70J19_
/** \addtogroup SAME70J19_definitions SAME70J19 definitions
This file defines all structures and symbols for SAME70J19:
- registers and bitfields
- peripheral base address
- peripheral ID
- PIO definitions
*/
/*@{*/
#ifdef __cplusplus
extern "C" {
#endif
#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
#include <stdint.h>
#endif
/* ************************************************************************** */
/* CMSIS DEFINITIONS FOR SAME70J19 */
/* ************************************************************************** */
/** \addtogroup SAME70J19_cmsis CMSIS Definitions */
/*@{*/
/**< Interrupt Number Definition */
typedef enum IRQn
{
/****** Cortex-M7 Processor Exceptions Numbers ******************************/
NonMaskableInt_IRQn = -14, /**< 2 Non Maskable Interrupt */
HardFault_IRQn = -13, /**< 3 HardFault Interrupt */
MemoryManagement_IRQn = -12, /**< 4 Cortex-M7 Memory Management Interrupt */
BusFault_IRQn = -11, /**< 5 Cortex-M7 Bus Fault Interrupt */
UsageFault_IRQn = -10, /**< 6 Cortex-M7 Usage Fault Interrupt */
SVCall_IRQn = -5, /**< 11 Cortex-M7 SV Call Interrupt */
DebugMonitor_IRQn = -4, /**< 12 Cortex-M7 Debug Monitor Interrupt */
PendSV_IRQn = -2, /**< 14 Cortex-M7 Pend SV Interrupt */
SysTick_IRQn = -1, /**< 15 Cortex-M7 System Tick Interrupt */
/****** SAME70J19 specific Interrupt Numbers *********************************/
SUPC_IRQn = 0, /**< 0 SAME70J19 Supply Controller (SUPC) */
RSTC_IRQn = 1, /**< 1 SAME70J19 Reset Controller (RSTC) */
RTC_IRQn = 2, /**< 2 SAME70J19 Real Time Clock (RTC) */
RTT_IRQn = 3, /**< 3 SAME70J19 Real Time Timer (RTT) */
WDT_IRQn = 4, /**< 4 SAME70J19 Watchdog Timer (WDT) */
PMC_IRQn = 5, /**< 5 SAME70J19 Power Management Controller (PMC) */
EFC_IRQn = 6, /**< 6 SAME70J19 Enhanced Embedded Flash Controller (EFC) */
UART0_IRQn = 7, /**< 7 SAME70J19 UART 0 (UART0) */
UART1_IRQn = 8, /**< 8 SAME70J19 UART 1 (UART1) */
PIOA_IRQn = 10, /**< 10 SAME70J19 Parallel I/O Controller A (PIOA) */
PIOB_IRQn = 11, /**< 11 SAME70J19 Parallel I/O Controller B (PIOB) */
USART0_IRQn = 13, /**< 13 SAME70J19 USART 0 (USART0) */
USART1_IRQn = 14, /**< 14 SAME70J19 USART 1 (USART1) */
USART2_IRQn = 15, /**< 15 SAME70J19 USART 2 (USART2) */
PIOD_IRQn = 16, /**< 16 SAME70J19 Parallel I/O Controller D (PIOD) */
TWIHS0_IRQn = 19, /**< 19 SAME70J19 Two Wire Interface 0 HS (TWIHS0) */
TWIHS1_IRQn = 20, /**< 20 SAME70J19 Two Wire Interface 1 HS (TWIHS1) */
SPI0_IRQn = 21, /**< 21 SAME70J19 Serial Peripheral Interface 0 (SPI0) */
SSC_IRQn = 22, /**< 22 SAME70J19 Synchronous Serial Controller (SSC) */
TC0_IRQn = 23, /**< 23 SAME70J19 Timer/Counter 0 (TC0) */
TC1_IRQn = 24, /**< 24 SAME70J19 Timer/Counter 1 (TC1) */
TC2_IRQn = 25, /**< 25 SAME70J19 Timer/Counter 2 (TC2) */
AFEC0_IRQn = 29, /**< 29 SAME70J19 Analog Front End 0 (AFEC0) */
DACC_IRQn = 30, /**< 30 SAME70J19 Digital To Analog Converter (DACC) */
PWM0_IRQn = 31, /**< 31 SAME70J19 Pulse Width Modulation 0 (PWM0) */
ICM_IRQn = 32, /**< 32 SAME70J19 Integrity Check Monitor (ICM) */
ACC_IRQn = 33, /**< 33 SAME70J19 Analog Comparator (ACC) */
USBHS_IRQn = 34, /**< 34 SAME70J19 USB Host / Device Controller (USBHS) */
MCAN0_IRQn = 35, /**< 35 SAME70J19 MCAN Controller 0 (MCAN0) */
MCAN1_IRQn = 37, /**< 37 SAME70J19 MCAN Controller 1 (MCAN1) */
GMAC_IRQn = 39, /**< 39 SAME70J19 Ethernet MAC (GMAC) */
AFEC1_IRQn = 40, /**< 40 SAME70J19 Analog Front End 1 (AFEC1) */
SPI1_IRQn = 42, /**< 42 SAME70J19 Serial Peripheral Interface 1 (SPI1) */
QSPI_IRQn = 43, /**< 43 SAME70J19 Quad I/O Serial Peripheral Interface (QSPI) */
UART2_IRQn = 44, /**< 44 SAME70J19 UART 2 (UART2) */
UART3_IRQn = 45, /**< 45 SAME70J19 UART 3 (UART3) */
UART4_IRQn = 46, /**< 46 SAME70J19 UART 4 (UART4) */
TC9_IRQn = 50, /**< 50 SAME70J19 Timer/Counter 9 (TC9) */
TC10_IRQn = 51, /**< 51 SAME70J19 Timer/Counter 10 (TC10) */
TC11_IRQn = 52, /**< 52 SAME70J19 Timer/Counter 11 (TC11) */
AES_IRQn = 56, /**< 56 SAME70J19 AES (AES) */
TRNG_IRQn = 57, /**< 57 SAME70J19 True Random Generator (TRNG) */
XDMAC_IRQn = 58, /**< 58 SAME70J19 DMA (XDMAC) */
ISI_IRQn = 59, /**< 59 SAME70J19 Camera Interface (ISI) */
PWM1_IRQn = 60, /**< 60 SAME70J19 Pulse Width Modulation 1 (PWM1) */
RSWDT_IRQn = 63, /**< 63 SAME70J19 Reinforced Secure Watchdog Timer (RSWDT) */
PERIPH_COUNT_IRQn = 64 /**< Number of peripheral IDs */
} IRQn_Type;
typedef struct _DeviceVectors
{
/* Stack pointer */
void* pvStack;
/* Cortex-M handlers */
void* pfnReset_Handler;
void* pfnNMI_Handler;
void* pfnHardFault_Handler;
void* pfnMemManage_Handler;
void* pfnBusFault_Handler;
void* pfnUsageFault_Handler;
void* pfnReserved1_Handler;
void* pfnReserved2_Handler;
void* pfnReserved3_Handler;
void* pfnReserved4_Handler;
void* pfnSVC_Handler;
void* pfnDebugMon_Handler;
void* pfnReserved5_Handler;
void* pfnPendSV_Handler;
void* pfnSysTick_Handler;
/* Peripheral handlers */
void* pfnSUPC_Handler; /* 0 Supply Controller */
void* pfnRSTC_Handler; /* 1 Reset Controller */
void* pfnRTC_Handler; /* 2 Real Time Clock */
void* pfnRTT_Handler; /* 3 Real Time Timer */
void* pfnWDT_Handler; /* 4 Watchdog Timer */
void* pfnPMC_Handler; /* 5 Power Management Controller */
void* pfnEFC_Handler; /* 6 Enhanced Embedded Flash Controller */
void* pfnUART0_Handler; /* 7 UART 0 */
void* pfnUART1_Handler; /* 8 UART 1 */
void* pvReserved9;
void* pfnPIOA_Handler; /* 10 Parallel I/O Controller A */
void* pfnPIOB_Handler; /* 11 Parallel I/O Controller B */
void* pvReserved12;
void* pfnUSART0_Handler; /* 13 USART 0 */
void* pfnUSART1_Handler; /* 14 USART 1 */
void* pfnUSART2_Handler; /* 15 USART 2 */
void* pfnPIOD_Handler; /* 16 Parallel I/O Controller D */
void* pvReserved17;
void* pvReserved18;
void* pfnTWIHS0_Handler; /* 19 Two Wire Interface 0 HS */
void* pfnTWIHS1_Handler; /* 20 Two Wire Interface 1 HS */
void* pfnSPI0_Handler; /* 21 Serial Peripheral Interface 0 */
void* pfnSSC_Handler; /* 22 Synchronous Serial Controller */
void* pfnTC0_Handler; /* 23 Timer/Counter 0 */
void* pfnTC1_Handler; /* 24 Timer/Counter 1 */
void* pfnTC2_Handler; /* 25 Timer/Counter 2 */
void* pvReserved26;
void* pvReserved27;
void* pvReserved28;
void* pfnAFEC0_Handler; /* 29 Analog Front End 0 */
void* pfnDACC_Handler; /* 30 Digital To Analog Converter */
void* pfnPWM0_Handler; /* 31 Pulse Width Modulation 0 */
void* pfnICM_Handler; /* 32 Integrity Check Monitor */
void* pfnACC_Handler; /* 33 Analog Comparator */
void* pfnUSBHS_Handler; /* 34 USB Host / Device Controller */
void* pfnMCAN0_Handler; /* 35 MCAN Controller 0 */
void* pvReserved36;
void* pfnMCAN1_Handler; /* 37 MCAN Controller 1 */
void* pvReserved38;
void* pfnGMAC_Handler; /* 39 Ethernet MAC */
void* pfnAFEC1_Handler; /* 40 Analog Front End 1 */
void* pvReserved41;
void* pfnSPI1_Handler; /* 42 Serial Peripheral Interface 1 */
void* pfnQSPI_Handler; /* 43 Quad I/O Serial Peripheral Interface */
void* pfnUART2_Handler; /* 44 UART 2 */
void* pfnUART3_Handler; /* 45 UART 3 */
void* pfnUART4_Handler; /* 46 UART 4 */
void* pvReserved47;
void* pvReserved48;
void* pvReserved49;
void* pfnTC9_Handler; /* 50 Timer/Counter 9 */
void* pfnTC10_Handler; /* 51 Timer/Counter 10 */
void* pfnTC11_Handler; /* 52 Timer/Counter 11 */
void* pvReserved53;
void* pvReserved54;
void* pvReserved55;
void* pfnAES_Handler; /* 56 AES */
void* pfnTRNG_Handler; /* 57 True Random Generator */
void* pfnXDMAC_Handler; /* 58 DMA */
void* pfnISI_Handler; /* 59 Camera Interface */
void* pfnPWM1_Handler; /* 60 Pulse Width Modulation 1 */
void* pvReserved61;
void* pvReserved62;
void* pfnRSWDT_Handler; /* 63 Reinforced Secure Watchdog Timer */
} DeviceVectors;
/* Cortex-M7 core handlers */
void Reset_Handler ( void );
void NMI_Handler ( void );
void HardFault_Handler ( void );
void MemManage_Handler ( void );
void BusFault_Handler ( void );
void UsageFault_Handler ( void );
void SVC_Handler ( void );
void DebugMon_Handler ( void );
void PendSV_Handler ( void );
void SysTick_Handler ( void );
/* Peripherals handlers */
void ACC_Handler ( void );
void AES_Handler ( void );
void AFEC0_Handler ( void );
void AFEC1_Handler ( void );
void DACC_Handler ( void );
void EFC_Handler ( void );
void GMAC_Handler ( void );
void ICM_Handler ( void );
void ISI_Handler ( void );
void MCAN0_Handler ( void );
void MCAN1_Handler ( void );
void PIOA_Handler ( void );
void PIOB_Handler ( void );
void PIOD_Handler ( void );
void PMC_Handler ( void );
void PWM0_Handler ( void );
void PWM1_Handler ( void );
void QSPI_Handler ( void );
void RSTC_Handler ( void );
void RSWDT_Handler ( void );
void RTC_Handler ( void );
void RTT_Handler ( void );
void SPI0_Handler ( void );
void SPI1_Handler ( void );
void SSC_Handler ( void );
void SUPC_Handler ( void );
void TC0_Handler ( void );
void TC1_Handler ( void );
void TC2_Handler ( void );
void TC9_Handler ( void );
void TC10_Handler ( void );
void TC11_Handler ( void );
void TRNG_Handler ( void );
void TWIHS0_Handler ( void );
void TWIHS1_Handler ( void );
void UART0_Handler ( void );
void UART1_Handler ( void );
void UART2_Handler ( void );
void UART3_Handler ( void );
void UART4_Handler ( void );
void USART0_Handler ( void );
void USART1_Handler ( void );
void USART2_Handler ( void );
void USBHS_Handler ( void );
void WDT_Handler ( void );
void XDMAC_Handler ( void );
/**
* \brief Configuration of the Cortex-M7 Processor and Core Peripherals
*/
#define __CM7_REV 0x0000 /**< SAME70J19 core revision number ([15:8] revision number, [7:0] patch number) */
#define __MPU_PRESENT 1 /**< SAME70J19 does provide a MPU */
#define __NVIC_PRIO_BITS 3 /**< SAME70J19 uses 3 Bits for the Priority Levels */
#define __FPU_PRESENT 1 /**< SAME70J19 does provide a FPU */
#define __FPU_DP 1 /**< SAME70J19 Double precision FPU */
#define __ICACHE_PRESENT 1 /**< SAME70J19 does provide an Instruction Cache */
#define __DCACHE_PRESENT 1 /**< SAME70J19 does provide a Data Cache */
#define __DTCM_PRESENT 1 /**< SAME70J19 does provide a Data TCM */
#define __ITCM_PRESENT 1 /**< SAME70J19 does provide an Instruction TCM */
#define __Vendor_SysTickConfig 0 /**< Set to 1 if different SysTick Config is used */
/*
* \brief CMSIS includes
*/
#include <core_cm7.h>
#if !defined DONT_USE_CMSIS_INIT
#include "system_same70.h"
#endif /* DONT_USE_CMSIS_INIT */
/*@}*/
/* ************************************************************************** */
/** SOFTWARE PERIPHERAL API DEFINITION FOR SAME70J19 */
/* ************************************************************************** */
/** \addtogroup SAME70J19_api Peripheral Software API */
/*@{*/
#include "component/component_acc.h"
#include "component/component_aes.h"
#include "component/component_afec.h"
#include "component/component_chipid.h"
#include "component/component_dacc.h"
#include "component/component_efc.h"
#include "component/component_gmac.h"
#include "component/component_gpbr.h"
#include "component/component_icm.h"
#include "component/component_isi.h"
#include "component/component_matrix.h"
#include "component/component_mcan.h"
#include "component/component_pio.h"
#include "component/component_pmc.h"
#include "component/component_pwm.h"
#include "component/component_qspi.h"
#include "component/component_rstc.h"
#include "component/component_rswdt.h"
#include "component/component_rtc.h"
#include "component/component_rtt.h"
#include "component/component_spi.h"
#include "component/component_ssc.h"
#include "component/component_supc.h"
#include "component/component_tc.h"
#include "component/component_trng.h"
#include "component/component_twihs.h"
#include "component/component_uart.h"
#include "component/component_usart.h"
#include "component/component_usbhs.h"
#include "component/component_utmi.h"
#include "component/component_wdt.h"
#include "component/component_xdmac.h"
/*@}*/
#ifndef __rtems__
/* ************************************************************************** */
/* REGISTER ACCESS DEFINITIONS FOR SAME70J19 */
/* ************************************************************************** */
/** \addtogroup SAME70J19_reg Registers Access Definitions */
/*@{*/
#include "instance/instance_ssc.h"
#include "instance/instance_spi0.h"
#include "instance/instance_tc0.h"
#include "instance/instance_twihs0.h"
#include "instance/instance_twihs1.h"
#include "instance/instance_pwm0.h"
#include "instance/instance_usart0.h"
#include "instance/instance_usart1.h"
#include "instance/instance_usart2.h"
#include "instance/instance_mcan0.h"
#include "instance/instance_mcan1.h"
#include "instance/instance_usbhs.h"
#include "instance/instance_afec0.h"
#include "instance/instance_dacc.h"
#include "instance/instance_acc.h"
#include "instance/instance_icm.h"
#include "instance/instance_isi.h"
#include "instance/instance_gmac.h"
#include "instance/instance_tc3.h"
#include "instance/instance_spi1.h"
#include "instance/instance_pwm1.h"
#include "instance/instance_afec1.h"
#include "instance/instance_aes.h"
#include "instance/instance_trng.h"
#include "instance/instance_xdmac.h"
#include "instance/instance_qspi.h"
#include "instance/instance_matrix.h"
#include "instance/instance_utmi.h"
#include "instance/instance_pmc.h"
#include "instance/instance_uart0.h"
#include "instance/instance_chipid.h"
#include "instance/instance_uart1.h"
#include "instance/instance_efc.h"
#include "instance/instance_pioa.h"
#include "instance/instance_piob.h"
#include "instance/instance_piod.h"
#include "instance/instance_rstc.h"
#include "instance/instance_supc.h"
#include "instance/instance_rtt.h"
#include "instance/instance_wdt.h"
#include "instance/instance_rtc.h"
#include "instance/instance_gpbr.h"
#include "instance/instance_rswdt.h"
#include "instance/instance_uart2.h"
#include "instance/instance_uart3.h"
#include "instance/instance_uart4.h"
/*@}*/
#endif /* __rtems__ */
/* ************************************************************************** */
/* PERIPHERAL ID DEFINITIONS FOR SAME70J19 */
/* ************************************************************************** */
/** \addtogroup SAME70J19_id Peripheral Ids Definitions */
/*@{*/
#define ID_SUPC ( 0) /**< \brief Supply Controller (SUPC) */
#define ID_RSTC ( 1) /**< \brief Reset Controller (RSTC) */
#define ID_RTC ( 2) /**< \brief Real Time Clock (RTC) */
#define ID_RTT ( 3) /**< \brief Real Time Timer (RTT) */
#define ID_WDT ( 4) /**< \brief Watchdog Timer (WDT) */
#define ID_PMC ( 5) /**< \brief Power Management Controller (PMC) */
#define ID_EFC ( 6) /**< \brief Enhanced Embedded Flash Controller (EFC) */
#define ID_UART0 ( 7) /**< \brief UART 0 (UART0) */
#define ID_UART1 ( 8) /**< \brief UART 1 (UART1) */
#define ID_PIOA (10) /**< \brief Parallel I/O Controller A (PIOA) */
#define ID_PIOB (11) /**< \brief Parallel I/O Controller B (PIOB) */
#define ID_USART0 (13) /**< \brief USART 0 (USART0) */
#define ID_USART1 (14) /**< \brief USART 1 (USART1) */
#define ID_USART2 (15) /**< \brief USART 2 (USART2) */
#define ID_PIOD (16) /**< \brief Parallel I/O Controller D (PIOD) */
#define ID_TWIHS0 (19) /**< \brief Two Wire Interface 0 HS (TWIHS0) */
#define ID_TWIHS1 (20) /**< \brief Two Wire Interface 1 HS (TWIHS1) */
#define ID_SPI0 (21) /**< \brief Serial Peripheral Interface 0 (SPI0) */
#define ID_SSC (22) /**< \brief Synchronous Serial Controller (SSC) */
#define ID_TC0 (23) /**< \brief Timer/Counter 0 (TC0) */
#define ID_TC1 (24) /**< \brief Timer/Counter 1 (TC1) */
#define ID_TC2 (25) /**< \brief Timer/Counter 2 (TC2) */
#define ID_AFEC0 (29) /**< \brief Analog Front End 0 (AFEC0) */
#define ID_DACC (30) /**< \brief Digital To Analog Converter (DACC) */
#define ID_PWM0 (31) /**< \brief Pulse Width Modulation 0 (PWM0) */
#define ID_ICM (32) /**< \brief Integrity Check Monitor (ICM) */
#define ID_ACC (33) /**< \brief Analog Comparator (ACC) */
#define ID_USBHS (34) /**< \brief USB Host / Device Controller (USBHS) */
#define ID_MCAN0 (35) /**< \brief MCAN Controller 0 (MCAN0) */
#define ID_MCAN1 (37) /**< \brief MCAN Controller 1 (MCAN1) */
#define ID_GMAC (39) /**< \brief Ethernet MAC (GMAC) */
#define ID_AFEC1 (40) /**< \brief Analog Front End 1 (AFEC1) */
#define ID_SPI1 (42) /**< \brief Serial Peripheral Interface 1 (SPI1) */
#define ID_QSPI (43) /**< \brief Quad I/O Serial Peripheral Interface (QSPI) */
#define ID_UART2 (44) /**< \brief UART 2 (UART2) */
#define ID_UART3 (45) /**< \brief UART 3 (UART3) */
#define ID_UART4 (46) /**< \brief UART 4 (UART4) */
#define ID_TC9 (50) /**< \brief Timer/Counter 9 (TC9) */
#define ID_TC10 (51) /**< \brief Timer/Counter 10 (TC10) */
#define ID_TC11 (52) /**< \brief Timer/Counter 11 (TC11) */
#define ID_AES (56) /**< \brief AES (AES) */
#define ID_TRNG (57) /**< \brief True Random Generator (TRNG) */
#define ID_XDMAC (58) /**< \brief DMA (XDMAC) */
#define ID_ISI (59) /**< \brief Camera Interface (ISI) */
#define ID_PWM1 (60) /**< \brief Pulse Width Modulation 1 (PWM1) */
#define ID_RSWDT (63) /**< \brief Reinforced Secure Watchdog Timer (RSWDT) */
#define ID_PERIPH_COUNT (64) /**< \brief Number of peripheral IDs */
/*@}*/
/* ************************************************************************** */
/* BASE ADDRESS DEFINITIONS FOR SAME70J19 */
/* ************************************************************************** */
/** \addtogroup SAME70J19_base Peripheral Base Address Definitions */
/*@{*/
#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
#define SSC (0x40004000U) /**< \brief (SSC ) Base Address */
#define SPI0 (0x40008000U) /**< \brief (SPI0 ) Base Address */
#define TC0 (0x4000C000U) /**< \brief (TC0 ) Base Address */
#define TWIHS0 (0x40018000U) /**< \brief (TWIHS0) Base Address */
#define TWIHS1 (0x4001C000U) /**< \brief (TWIHS1) Base Address */
#define PWM0 (0x40020000U) /**< \brief (PWM0 ) Base Address */
#define USART0 (0x40024000U) /**< \brief (USART0) Base Address */
#define USART1 (0x40028000U) /**< \brief (USART1) Base Address */
#define USART2 (0x4002C000U) /**< \brief (USART2) Base Address */
#define MCAN0 (0x40030000U) /**< \brief (MCAN0 ) Base Address */
#define MCAN1 (0x40034000U) /**< \brief (MCAN1 ) Base Address */
#define USBHS (0x40038000U) /**< \brief (USBHS ) Base Address */
#define AFEC0 (0x4003C000U) /**< \brief (AFEC0 ) Base Address */
#define DACC (0x40040000U) /**< \brief (DACC ) Base Address */
#define ACC (0x40044000U) /**< \brief (ACC ) Base Address */
#define ICM (0x40048000U) /**< \brief (ICM ) Base Address */
#define ISI (0x4004C000U) /**< \brief (ISI ) Base Address */
#define GMAC (0x40050000U) /**< \brief (GMAC ) Base Address */
#define TC3 (0x40054000U) /**< \brief (TC3 ) Base Address */
#define SPI1 (0x40058000U) /**< \brief (SPI1 ) Base Address */
#define PWM1 (0x4005C000U) /**< \brief (PWM1 ) Base Address */
#define AFEC1 (0x40064000U) /**< \brief (AFEC1 ) Base Address */
#define AES (0x4006C000U) /**< \brief (AES ) Base Address */
#define TRNG (0x40070000U) /**< \brief (TRNG ) Base Address */
#define XDMAC (0x40078000U) /**< \brief (XDMAC ) Base Address */
#define QSPI (0x4007C000U) /**< \brief (QSPI ) Base Address */
#define MATRIX (0x40088000U) /**< \brief (MATRIX) Base Address */
#define UTMI (0x400E0400U) /**< \brief (UTMI ) Base Address */
#define PMC (0x400E0600U) /**< \brief (PMC ) Base Address */
#define UART0 (0x400E0800U) /**< \brief (UART0 ) Base Address */
#define CHIPID (0x400E0940U) /**< \brief (CHIPID) Base Address */
#define UART1 (0x400E0A00U) /**< \brief (UART1 ) Base Address */
#define EFC (0x400E0C00U) /**< \brief (EFC ) Base Address */
#define PIOA (0x400E0E00U) /**< \brief (PIOA ) Base Address */
#define PIOB (0x400E1000U) /**< \brief (PIOB ) Base Address */
#define PIOD (0x400E1400U) /**< \brief (PIOD ) Base Address */
#define RSTC (0x400E1800U) /**< \brief (RSTC ) Base Address */
#define SUPC (0x400E1810U) /**< \brief (SUPC ) Base Address */
#define RTT (0x400E1830U) /**< \brief (RTT ) Base Address */
#define WDT (0x400E1850U) /**< \brief (WDT ) Base Address */
#define RTC (0x400E1860U) /**< \brief (RTC ) Base Address */
#define GPBR (0x400E1890U) /**< \brief (GPBR ) Base Address */
#define RSWDT (0x400E1900U) /**< \brief (RSWDT ) Base Address */
#define UART2 (0x400E1A00U) /**< \brief (UART2 ) Base Address */
#define UART3 (0x400E1C00U) /**< \brief (UART3 ) Base Address */
#define UART4 (0x400E1E00U) /**< \brief (UART4 ) Base Address */
#else
#define SSC ((Ssc *)0x40004000U) /**< \brief (SSC ) Base Address */
#define SPI0 ((Spi *)0x40008000U) /**< \brief (SPI0 ) Base Address */
#define TC0 ((Tc *)0x4000C000U) /**< \brief (TC0 ) Base Address */
#define TWIHS0 ((Twihs *)0x40018000U) /**< \brief (TWIHS0) Base Address */
#define TWIHS1 ((Twihs *)0x4001C000U) /**< \brief (TWIHS1) Base Address */
#define PWM0 ((Pwm *)0x40020000U) /**< \brief (PWM0 ) Base Address */
#define USART0 ((Usart *)0x40024000U) /**< \brief (USART0) Base Address */
#define USART1 ((Usart *)0x40028000U) /**< \brief (USART1) Base Address */
#define USART2 ((Usart *)0x4002C000U) /**< \brief (USART2) Base Address */
#define MCAN0 ((Mcan *)0x40030000U) /**< \brief (MCAN0 ) Base Address */
#define MCAN1 ((Mcan *)0x40034000U) /**< \brief (MCAN1 ) Base Address */
#define USBHS ((Usbhs *)0x40038000U) /**< \brief (USBHS ) Base Address */
#define AFEC0 ((Afec *)0x4003C000U) /**< \brief (AFEC0 ) Base Address */
#define DACC ((Dacc *)0x40040000U) /**< \brief (DACC ) Base Address */
#define ACC ((Acc *)0x40044000U) /**< \brief (ACC ) Base Address */
#define ICM ((Icm *)0x40048000U) /**< \brief (ICM ) Base Address */
#define ISI ((Isi *)0x4004C000U) /**< \brief (ISI ) Base Address */
#define GMAC ((Gmac *)0x40050000U) /**< \brief (GMAC ) Base Address */
#define TC3 ((Tc *)0x40054000U) /**< \brief (TC3 ) Base Address */
#define SPI1 ((Spi *)0x40058000U) /**< \brief (SPI1 ) Base Address */
#define PWM1 ((Pwm *)0x4005C000U) /**< \brief (PWM1 ) Base Address */
#define AFEC1 ((Afec *)0x40064000U) /**< \brief (AFEC1 ) Base Address */
#define AES ((Aes *)0x4006C000U) /**< \brief (AES ) Base Address */
#define TRNG ((Trng *)0x40070000U) /**< \brief (TRNG ) Base Address */
#define XDMAC ((Xdmac *)0x40078000U) /**< \brief (XDMAC ) Base Address */
#define QSPI ((Qspi *)0x4007C000U) /**< \brief (QSPI ) Base Address */
#define MATRIX ((Matrix *)0x40088000U) /**< \brief (MATRIX) Base Address */
#define UTMI ((Utmi *)0x400E0400U) /**< \brief (UTMI ) Base Address */
#define PMC ((Pmc *)0x400E0600U) /**< \brief (PMC ) Base Address */
#define UART0 ((Uart *)0x400E0800U) /**< \brief (UART0 ) Base Address */
#define CHIPID ((Chipid *)0x400E0940U) /**< \brief (CHIPID) Base Address */
#define UART1 ((Uart *)0x400E0A00U) /**< \brief (UART1 ) Base Address */
#define EFC ((Efc *)0x400E0C00U) /**< \brief (EFC ) Base Address */
#define PIOA ((Pio *)0x400E0E00U) /**< \brief (PIOA ) Base Address */
#define PIOB ((Pio *)0x400E1000U) /**< \brief (PIOB ) Base Address */
#define PIOD ((Pio *)0x400E1400U) /**< \brief (PIOD ) Base Address */
#define RSTC ((Rstc *)0x400E1800U) /**< \brief (RSTC ) Base Address */
#define SUPC ((Supc *)0x400E1810U) /**< \brief (SUPC ) Base Address */
#define RTT ((Rtt *)0x400E1830U) /**< \brief (RTT ) Base Address */
#define WDT ((Wdt *)0x400E1850U) /**< \brief (WDT ) Base Address */
#define RTC ((Rtc *)0x400E1860U) /**< \brief (RTC ) Base Address */
#define GPBR ((Gpbr *)0x400E1890U) /**< \brief (GPBR ) Base Address */
#define RSWDT ((Rswdt *)0x400E1900U) /**< \brief (RSWDT ) Base Address */
#define UART2 ((Uart *)0x400E1A00U) /**< \brief (UART2 ) Base Address */
#define UART3 ((Uart *)0x400E1C00U) /**< \brief (UART3 ) Base Address */
#define UART4 ((Uart *)0x400E1E00U) /**< \brief (UART4 ) Base Address */
#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
/*@}*/
/* ************************************************************************** */
/* PIO DEFINITIONS FOR SAME70J19 */
/* ************************************************************************** */
/** \addtogroup SAME70J19_pio Peripheral Pio Definitions */
/*@{*/
#include "pio/pio_same70j19.h"
/*@}*/
/* ************************************************************************** */
/* MEMORY MAPPING DEFINITIONS FOR SAME70J19 */
/* ************************************************************************** */
#define IFLASH_SIZE (0x80000u)
#define IFLASH_PAGE_SIZE (512u)
#define IFLASH_LOCK_REGION_SIZE (8192u)
#define IFLASH_NB_OF_PAGES (1024u)
#define IFLASH_NB_OF_LOCK_BITS (32u)
#define IRAM_SIZE (0x40000u)
#define QSPIMEM_ADDR (0x80000000u) /**< QSPI Memory base address */
#define AXIMX_ADDR (0xA0000000u) /**< AXI Bus Matrix base address */
#define ITCM_ADDR (0x00000000u) /**< Instruction Tightly Coupled Memory base address */
#define IFLASH_ADDR (0x00400000u) /**< Internal Flash base address */
#define IROM_ADDR (0x00800000u) /**< Internal ROM base address */
#define DTCM_ADDR (0x20000000u) /**< Data Tightly Coupled Memory base address */
#define IRAM_ADDR (0x20400000u) /**< Internal RAM base address */
#define EBI_CS0_ADDR (0x60000000u) /**< EBI Chip Select 0 base address */
#define EBI_CS1_ADDR (0x61000000u) /**< EBI Chip Select 1 base address */
#define EBI_CS2_ADDR (0x62000000u) /**< EBI Chip Select 2 base address */
#define EBI_CS3_ADDR (0x63000000u) /**< EBI Chip Select 3 base address */
#define SDRAM_CS_ADDR (0x70000000u) /**< SDRAM Chip Select base address */
/* ************************************************************************** */
/* MISCELLANEOUS DEFINITIONS FOR SAME70J19 */
/* ************************************************************************** */
#define CHIP_JTAGID (0x05B3D03FUL)
#define CHIP_CIDR (0xA10D0A00UL)
#define CHIP_EXID (0x00000000UL)
/* ************************************************************************** */
/* ELECTRICAL DEFINITIONS FOR SAME70J19 */
/* ************************************************************************** */
/* %ATMEL_ELECTRICAL% */
/* Device characteristics */
#define CHIP_FREQ_SLCK_RC_MIN (20000UL)
#define CHIP_FREQ_SLCK_RC (32000UL)
#define CHIP_FREQ_SLCK_RC_MAX (44000UL)
#define CHIP_FREQ_MAINCK_RC_4MHZ (4000000UL)
#define CHIP_FREQ_MAINCK_RC_8MHZ (8000000UL)
#define CHIP_FREQ_MAINCK_RC_12MHZ (12000000UL)
#define CHIP_FREQ_CPU_MAX (120000000UL)
#define CHIP_FREQ_XTAL_32K (32768UL)
#define CHIP_FREQ_XTAL_12M (12000000UL)
/* Embedded Flash Read Wait State (VDDCORE set at 1.20V) */
#define CHIP_FREQ_FWS_0 (20000000UL) /**< \brief Maximum operating frequency when FWS is 0 */
#define CHIP_FREQ_FWS_1 (40000000UL) /**< \brief Maximum operating frequency when FWS is 1 */
#define CHIP_FREQ_FWS_2 (60000000UL) /**< \brief Maximum operating frequency when FWS is 2 */
#define CHIP_FREQ_FWS_3 (80000000UL) /**< \brief Maximum operating frequency when FWS is 3 */
#define CHIP_FREQ_FWS_4 (100000000UL) /**< \brief Maximum operating frequency when FWS is 4 */
#define CHIP_FREQ_FWS_5 (123000000UL) /**< \brief Maximum operating frequency when FWS is 5 */
#ifdef __cplusplus
}
#endif
/*@}*/
#endif /* _SAME70J19_ */
