index
:
rtems-schedsim
base
master
Scheduling Simulator.
devel@rtems.org
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
schedsim
/
shell
/
schedsim_smpsimple
/
scenarios
Mode
Name
Size
-rw-r--r--
cpus1_mode.expected
1729
log
stats
plain
blame
-rw-r--r--
cpus1_mode.scen
313
log
stats
plain
blame
-rw-r--r--
cpus1_priority.expected
2656
log
stats
plain
blame
-rw-r--r--
cpus1_priority.scen
545
log
stats
plain
blame
-rw-r--r--
cpus1_resume_on_primary.expected
2267
log
stats
plain
blame
-rw-r--r--
cpus1_resume_on_primary.scen
475
log
stats
plain
blame
-rw-r--r--
cpus1_suspend_on_primary.expected
1440
log
stats
plain
blame
-rw-r--r--
cpus1_suspend_on_primary.scen
225
log
stats
plain
blame
-rw-r--r--
cpus4_mode_case1.expected
3858
log
stats
plain
blame
-rw-r--r--
cpus4_mode_case1.scen
595
log
stats
plain
blame
-rw-r--r--
cpus4_mode_case2.expected
3929
log
stats
plain
blame
-rw-r--r--
cpus4_mode_case2.scen
656
log
stats
plain
blame
-rw-r--r--
cpus4_nonpreempt_case1.expected
3121
log
stats
plain
blame
-rw-r--r--
cpus4_nonpreempt_case1.scen
418
log
stats
plain
blame
-rw-r--r--
cpus4_pick_older.expected
6991
log
stats
plain
blame
-rw-r--r--
cpus4_pick_older.scen
1180
log
stats
plain
blame
-rw-r--r--
cpus4_priority.expected
5108
log
stats
plain
blame
-rw-r--r--
cpus4_priority.scen
808
log
stats
plain
blame
-rw-r--r--
cpus4_simple_nopreempt.expected
3444
log
stats
plain
blame
-rw-r--r--
cpus4_simple_nopreempt.scen
476
log
stats
plain
blame
-rw-r--r--
cpus4_simple_preemption.expected
3558
log
stats
plain
blame
-rw-r--r--
cpus4_simple_preemption.scen
429
log
stats
plain
blame
-rw-r--r--
cpus4_suspend_on_all.expected
3482
log
stats
plain
blame
-rw-r--r--
cpus4_suspend_on_all.scen
432
log
stats
plain
blame
-rw-r--r--
cpus4_suspend_on_primary.expected
3280
log
stats
plain
blame
-rw-r--r--
cpus4_suspend_on_primary.scen
387
log
stats
plain
blame
-rw-r--r--
cpus4_suspend_on_secondary.expected
3349
log
stats
plain
blame
-rw-r--r--
cpus4_suspend_on_secondary.scen
413
log
stats
plain
blame