summaryrefslogtreecommitdiffstats
path: root/schedsim (unfollow)
Commit message (Expand)AuthorFilesLines
2014-05-14schedsim_smpsimple: Clean upJoel Sherrill2-5/+14
2014-05-14sys/cpuset.h: CPU_COPY missing on GNU/LinuxJoel Sherrill1-0/+14
2014-05-14rtems/Makefile.am: Add schedulersmpvalidstatechanges.cJoel Sherrill1-0/+1
2014-05-14main_taskpriority.c: Fix typoJoel Sherrill1-4/+8
2014-05-13schedsim_smpsimple: Add configure of smp simple scheduler.Jennifer Averett1-0/+1
2014-05-13schedsim_smpsimple: Clean up scenarios to match changes.Jennifer Averett22-571/+463
2014-05-09Now appears to run againJoel Sherrill3-15/+34
2014-05-09sched_cpu: add is_executing to context.Jennifer Averett1-6/+38
2014-05-09schedsim_smpsimple: Fix compile error.Jennifer Averett1-8/+0
2014-05-09schedsim_smpsimple: Fix smp output.Jennifer Averett1-2/+6
2014-05-09schedsim_smpsimple: Fix output of cpu dump.Jennifer Averett1-3/+1
2014-05-09schedsim: turn off workspace debug.Jennifer Averett1-1/+1
2014-05-09schedsim: Add smp support.Jennifer Averett22-141/+1034
2014-05-08schedsim_priority: Remove scenario output files.Jennifer Averett6-163/+0
2014-04-30wrap_thread_dispatch.c: Add missed fileJoel Sherrill1-3/+10
2014-04-30schedsim/shell/shared/schedsim_disable_dispatch.c: New file missed earlierJoel Sherrill1-0/+35
2014-04-30schedsim/shell/shared/Makefile.am: Missed in previous commitJoel Sherrill1-25/+26
2014-04-30Allow Scheduler Simulator to "defer dispatch" until controlledJoel Sherrill2-7/+24
2014-04-28Now works uniprocessor with debug enabledJoel Sherrill2-0/+7
2014-04-28schedsim: Update to latest RTEMS. Works UniprocessorJoel Sherrill15-255/+304
2013-05-05UsingTheSchedulerSimulator.txt: New asciidocJoel Sherrill1-0/+432
2013-05-01schedsim/shell/schedsim_smpsimple/config.c: Disable use of bsp.hJoel Sherrill1-0/+1
2013-05-01schedsim/shell/shared/Makefile.am: Add POSIX includesJoel Sherrill1-1/+4
2013-05-01schedsim/shell/schedsim_smpsimple/Makefile.am: Add POSIX includesJoel Sherrill1-0/+4
2013-05-01schedsim/shell/schedsim_priority/Makefile.am: Add POSIX includesJoel Sherrill1-0/+4
2013-05-01schedsim/rtems/Makefile.am: Add POSIX includesJoel Sherrill1-0/+11
2013-04-30Remove CVS $Joel Sherrill63-241/+49
2013-04-30schedsim_priority/config.c: Disable use of bsp.hJoel Sherrill1-0/+2
2013-04-30schedsim/rtems/wkspace.c: Update to match current prototypeJoel Sherrill1-1/+5
2013-04-30schedsim/.../cpu.h: Account for new types and methodsJoel Sherrill1-0/+13
2013-04-30schedsim/rtems/rtems_init.c: Update to current RTEMSJoel Sherrill1-3/+3
2013-04-30schedsim/rtems/Makefile.am: Update to current RTEMSJoel Sherrill1-9/+6
2013-04-30.cvsignore: Remove allJoel Sherrill7-27/+0
2011-06-282011-06-28 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill2-8/+14
2011-06-282011-06-28 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill2-23/+27
2011-06-282011-06-28 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill2-24/+28
2011-06-232011-06-23 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill2-0/+16
2011-06-202011-06-20 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill2-1/+5
2011-05-172011-05-17 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill3-1/+208
2011-05-172011-05-17 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill7-75/+87
2011-05-172011-05-17 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill10-16/+201
2011-05-172011-05-17 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill44-0/+2267
2011-05-172011-05-17 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill21-1/+420
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-21 23:34:26 +0000