summaryrefslogtreecommitdiffstats
path: root/schedsim (follow)
Commit message (Expand)AuthorAgeFilesLines
* schedsim_smpsimple: Clean upJoel Sherrill2014-05-142-5/+14
* sys/cpuset.h: CPU_COPY missing on GNU/LinuxJoel Sherrill2014-05-141-0/+14
* rtems/Makefile.am: Add schedulersmpvalidstatechanges.cJoel Sherrill2014-05-141-0/+1
* main_taskpriority.c: Fix typoJoel Sherrill2014-05-141-4/+8
* schedsim_smpsimple: Add configure of smp simple scheduler.Jennifer Averett2014-05-131-0/+1
* schedsim_smpsimple: Clean up scenarios to match changes.Jennifer Averett2014-05-1322-571/+463
* Now appears to run againJoel Sherrill2014-05-093-15/+34
* sched_cpu: add is_executing to context.Jennifer Averett2014-05-091-6/+38
* schedsim_smpsimple: Fix compile error.Jennifer Averett2014-05-091-8/+0
* schedsim_smpsimple: Fix smp output.Jennifer Averett2014-05-091-2/+6
* schedsim_smpsimple: Fix output of cpu dump.Jennifer Averett2014-05-091-3/+1
* schedsim: turn off workspace debug.Jennifer Averett2014-05-091-1/+1
* schedsim: Add smp support.Jennifer Averett2014-05-0922-141/+1034
* schedsim_priority: Remove scenario output files.Jennifer Averett2014-05-086-163/+0
* wrap_thread_dispatch.c: Add missed fileJoel Sherrill2014-04-301-3/+10
* schedsim/shell/shared/schedsim_disable_dispatch.c: New file missed earlierJoel Sherrill2014-04-301-0/+35
* schedsim/shell/shared/Makefile.am: Missed in previous commitJoel Sherrill2014-04-301-25/+26
* Allow Scheduler Simulator to "defer dispatch" until controlledJoel Sherrill2014-04-302-7/+24
* Now works uniprocessor with debug enabledJoel Sherrill2014-04-282-0/+7
* schedsim: Update to latest RTEMS. Works UniprocessorJoel Sherrill2014-04-2815-255/+304
* UsingTheSchedulerSimulator.txt: New asciidocJoel Sherrill2013-05-051-0/+432
* schedsim/shell/schedsim_smpsimple/config.c: Disable use of bsp.hJoel Sherrill2013-05-011-0/+1
* schedsim/shell/shared/Makefile.am: Add POSIX includesJoel Sherrill2013-05-011-1/+4
* schedsim/shell/schedsim_smpsimple/Makefile.am: Add POSIX includesJoel Sherrill2013-05-011-0/+4
* schedsim/shell/schedsim_priority/Makefile.am: Add POSIX includesJoel Sherrill2013-05-011-0/+4
* schedsim/rtems/Makefile.am: Add POSIX includesJoel Sherrill2013-05-011-0/+11
* Remove CVS $Joel Sherrill2013-04-3063-241/+49
* schedsim_priority/config.c: Disable use of bsp.hJoel Sherrill2013-04-301-0/+2
* schedsim/rtems/wkspace.c: Update to match current prototypeJoel Sherrill2013-04-301-1/+5
* schedsim/.../cpu.h: Account for new types and methodsJoel Sherrill2013-04-301-0/+13
* schedsim/rtems/rtems_init.c: Update to current RTEMSJoel Sherrill2013-04-301-3/+3
* schedsim/rtems/Makefile.am: Update to current RTEMSJoel Sherrill2013-04-301-9/+6
* .cvsignore: Remove allJoel Sherrill2013-04-307-27/+0
* 2011-06-28 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill2011-06-282-8/+14
* 2011-06-28 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill2011-06-282-23/+27
* 2011-06-28 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill2011-06-282-24/+28
* 2011-06-23 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill2011-06-232-0/+16
* 2011-06-20 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill2011-06-202-1/+5
* 2011-05-17 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill2011-05-173-1/+208
* 2011-05-17 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill2011-05-177-75/+87
* 2011-05-17 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill2011-05-1710-16/+201
* 2011-05-17 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill2011-05-1744-0/+2267
* 2011-05-17 Joel Sherrill <joel.sherrill@oarcorp.com>Joel Sherrill2011-05-1721-1/+420
* Initial import.initialbaseJoel Sherrill2011-04-2566-0/+6237