1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
|
/* $FreeBSD$ */
/*
* THIS FILE AUTOMATICALLY GENERATED. DO NOT EDIT.
*
* generated from:
* FreeBSD
*/
/*$NetBSD: miidevs,v 1.6 1999/05/14 11:37:30 drochner Exp $*/
/*-
* Copyright (c) 1998, 1999 The NetBSD Foundation, Inc.
* All rights reserved.
*
* This code is derived from software contributed to The NetBSD Foundation
* by Jason R. Thorpe of the Numerical Aerospace Simulation Facility,
* NASA Ames Research Center.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
* ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
/*
* List of known MII OUIs.
* For a complete list see http://standards.ieee.org/regauth/oui/
*
* XXX Vendors do obviously not agree how OUIs (18 bit) are mapped
* to the 16 bits available in the id registers. The MII_OUI() macro
* in "mii.h" reflects the most obvious way. If a vendor uses a
* different mapping, an "xx" prefixed OUI is defined here which is
* mangled accordingly to compensate.
*/
#define MII_OUI_AGERE 0x00a0bc /* Agere Systems */
#define MII_OUI_ALTIMA 0x0010a9 /* Altima Communications */
#define MII_OUI_AMD 0x00001a /* Advanced Micro Devices */
#define MII_OUI_ASIX 0x00602e /* Asix Semiconductor */
#define MII_OUI_ATHEROS 0x001374 /* Atheros Communications */
#define MII_OUI_BROADCOM 0x001018 /* Broadcom Corporation */
#define MII_OUI_BROADCOM2 0x000af7 /* Broadcom Corporation */
#define MII_OUI_CICADA 0x0003F1 /* Cicada Semiconductor */
#define MII_OUI_DAVICOM 0x00606e /* Davicom Semiconductor */
#define MII_OUI_ICPLUS 0x0090c3 /* IC Plus Corp. */
#define MII_OUI_ICS 0x00a0be /* Integrated Circuit Systems */
#define MII_OUI_INTEL 0x00aa00 /* Intel */
#define MII_OUI_JATO 0x00e083 /* Jato Technologies */
#define MII_OUI_JMICRON 0x001b8c /* JMicron Technologies */
#define MII_OUI_LEVEL1 0x00207b /* Level 1 */
#define MII_OUI_NATSEMI 0x080017 /* National Semiconductor */
#define MII_OUI_QUALSEMI 0x006051 /* Quality Semiconductor */
#define MII_OUI_REALTEK 0x000020 /* RealTek Semicondctor */
#define MII_OUI_SEEQ 0x00a07d /* Seeq */
#define MII_OUI_SIS 0x00e006 /* Silicon Integrated Systems */
#define MII_OUI_SMSC 0x0005be /* SMSC */
#define MII_OUI_TDK 0x00c039 /* TDK */
#define MII_OUI_TI 0x080028 /* Texas Instruments */
#define MII_OUI_VITESSE 0x0001c1 /* Vitesse Semiconductor */
#define MII_OUI_XAQTI 0x00e0ae /* XaQti Corp. */
#define MII_OUI_MARVELL 0x005043 /* Marvell Semiconductor */
#define MII_OUI_xxMARVELL 0x000ac2 /* Marvell Semiconductor */
/* in the 79c873, AMD uses another OUI (which matches Davicom!) */
#define MII_OUI_xxAMD 0x00606e /* Advanced Micro Devices */
/* Intel 82553 A/B steppings */
#define MII_OUI_xxINTEL 0x00f800 /* Intel */
/* some vendors have the bits swapped within bytes
(ie, ordered as on the wire) */
#define MII_OUI_xxALTIMA 0x000895 /* Altima Communications */
#define MII_OUI_xxBROADCOM 0x000818 /* Broadcom Corporation */
#define MII_OUI_xxBROADCOM_ALT1 0x0050ef /* Broadcom Corporation */
#define MII_OUI_xxBROADCOM_ALT2 0x00d897 /* Broadcom Corporation */
#define MII_OUI_xxICS 0x00057d /* Integrated Circuit Systems */
#define MII_OUI_xxSEEQ 0x0005be /* Seeq */
#define MII_OUI_xxSIS 0x000760 /* Silicon Integrated Systems */
#define MII_OUI_xxTI 0x100014 /* Texas Instruments */
#define MII_OUI_xxXAQTI 0x350700 /* XaQti Corp. */
/* Level 1 is completely different - from right to left.
(Two bits get lost in the third OUI byte.) */
#define MII_OUI_xxLEVEL1 0x1e0400 /* Level 1 */
/* Don't know what's going on here. */
#define MII_OUI_xxDAVICOM 0x006040 /* Davicom Semiconductor */
/* This is the OUI of the gigE PHY in the RealTek 8169S/8110S/8211B chips */
#define MII_OUI_xxREALTEK 0x000732 /* */
/*
* List of known models. Grouped by oui.
*/
/* Agere Systems PHYs */
#define MII_MODEL_AGERE_ET1011 0x0001
#define MII_STR_AGERE_ET1011 "ET1011 10/100/1000baseT PHY"
#define MII_MODEL_AGERE_ET1011C 0x0004
#define MII_STR_AGERE_ET1011C "ET1011C 10/100/1000baseT PHY"
/* Altima Communications PHYs */
#define MII_MODEL_xxALTIMA_AC101 0x0021
#define MII_STR_xxALTIMA_AC101 "AC101 10/100 media interface"
#define MII_MODEL_xxALTIMA_AC101L 0x0012
#define MII_STR_xxALTIMA_AC101L "AC101L 10/100 media interface"
#define MII_MODEL_xxALTIMA_ACXXX 0x0001
#define MII_STR_xxALTIMA_ACXXX "ACXXX 10/100 media interface"
/* Advanced Micro Devices PHYs */
#define MII_MODEL_AMD_79c973phy 0x0036
#define MII_STR_AMD_79c973phy "Am79c973 internal PHY"
#define MII_MODEL_AMD_79c978 0x0039
#define MII_STR_AMD_79c978 "Am79c978 HomePNA PHY"
#define MII_MODEL_xxAMD_79C873 0x0000
#define MII_STR_xxAMD_79C873 "Am79C873/DM9101 10/100 media interface"
/* Asix semiconductor PHYs. */
#define MII_MODEL_ASIX_AX88X9X 0x0031
#define MII_STR_ASIX_AX88X9X "Ax88x9x internal PHY"
/* Atheros Communications/Attansic PHYs. */
#define MII_MODEL_ATHEROS_F1 0x0001
#define MII_STR_ATHEROS_F1 "Atheros F1 10/100/1000 PHY"
#define MII_MODEL_ATHEROS_F2 0x0002
#define MII_STR_ATHEROS_F2 "Atheros F2 10/100 PHY"
#define MII_MODEL_ATHEROS_F1_7 0x0007
#define MII_STR_ATHEROS_F1_7 "Atheros F1 10/100/1000 PHY"
/* Broadcom Corp. PHYs. */
#define MII_MODEL_BROADCOM_3C905B 0x0012
#define MII_STR_BROADCOM_3C905B "3c905B 10/100 internal PHY"
#define MII_MODEL_BROADCOM_3C905C 0x0017
#define MII_STR_BROADCOM_3C905C "3c905C 10/100 internal PHY"
#define MII_MODEL_BROADCOM_BCM5201 0x0021
#define MII_STR_BROADCOM_BCM5201 "BCM5201 10/100baseTX PHY"
#define MII_MODEL_BROADCOM_BCM5214 0x0028
#define MII_STR_BROADCOM_BCM5214 "BCM5214 Quad 10/100 PHY"
#define MII_MODEL_BROADCOM_BCM5221 0x001e
#define MII_STR_BROADCOM_BCM5221 "BCM5221 10/100baseTX PHY"
#define MII_MODEL_BROADCOM_BCM5222 0x0032
#define MII_STR_BROADCOM_BCM5222 "BCM5222 Dual 10/100 PHY"
#define MII_MODEL_BROADCOM_BCM4401 0x0036
#define MII_STR_BROADCOM_BCM4401 "BCM4401 10/100baseTX PHY"
#define MII_MODEL_xxBROADCOM_BCM5400 0x0004
#define MII_STR_xxBROADCOM_BCM5400 "Broadcom 1000baseTX PHY"
#define MII_MODEL_xxBROADCOM_BCM5401 0x0005
#define MII_STR_xxBROADCOM_BCM5401 "BCM5401 10/100/1000baseTX PHY"
#define MII_MODEL_xxBROADCOM_BCM5411 0x0007
#define MII_STR_xxBROADCOM_BCM5411 "BCM5411 10/100/1000baseTX PHY"
#define MII_MODEL_xxBROADCOM_BCM5754 0x000e
#define MII_STR_xxBROADCOM_BCM5754 "BCM5754 10/100/1000baseTX PHY"
#define MII_MODEL_xxBROADCOM_BCM5752 0x0010
#define MII_STR_xxBROADCOM_BCM5752 "BCM5752 10/100/1000baseTX PHY"
#define MII_MODEL_xxBROADCOM_BCM5701 0x0011
#define MII_STR_xxBROADCOM_BCM5701 "BCM5701 10/100/1000baseTX PHY"
#define MII_MODEL_xxBROADCOM_BCM5706 0x0015
#define MII_STR_xxBROADCOM_BCM5706 "BCM5706 10/100/1000baseTX/SX PHY"
#define MII_MODEL_xxBROADCOM_BCM5703 0x0016
#define MII_STR_xxBROADCOM_BCM5703 "BCM5703 10/100/1000baseTX PHY"
#define MII_MODEL_xxBROADCOM_BCM5704 0x0019
#define MII_STR_xxBROADCOM_BCM5704 "BCM5704 10/100/1000baseTX PHY"
#define MII_MODEL_xxBROADCOM_BCM5705 0x001a
#define MII_STR_xxBROADCOM_BCM5705 "BCM5705 10/100/1000baseTX PHY"
#define MII_MODEL_xxBROADCOM_BCM5750 0x0018
#define MII_STR_xxBROADCOM_BCM5750 "BCM5750 10/100/1000baseTX PHY"
#define MII_MODEL_xxBROADCOM_BCM54K2 0x002e
#define MII_STR_xxBROADCOM_BCM54K2 "BCM54K2 10/100/1000baseTX PHY"
#define MII_MODEL_xxBROADCOM_BCM5714 0x0034
#define MII_STR_xxBROADCOM_BCM5714 "BCM5714 10/100/1000baseTX PHY"
#define MII_MODEL_xxBROADCOM_BCM5780 0x0035
#define MII_STR_xxBROADCOM_BCM5780 "BCM5780 10/100/1000baseTX PHY"
#define MII_MODEL_xxBROADCOM_BCM5708C 0x0036
#define MII_STR_xxBROADCOM_BCM5708C "BCM5708C 10/100/1000baseTX PHY"
#define MII_MODEL_xxBROADCOM_ALT1_BCM5755 0x000c
#define MII_STR_xxBROADCOM_ALT1_BCM5755 "BCM5755 10/100/1000baseTX PHY"
#define MII_MODEL_xxBROADCOM_ALT1_BCM5787 0x000e
#define MII_STR_xxBROADCOM_ALT1_BCM5787 "BCM5787 10/100/1000baseTX PHY"
#define MII_MODEL_xxBROADCOM_ALT1_BCM5708S 0x0015
#define MII_STR_xxBROADCOM_ALT1_BCM5708S "BCM5708S 1000/2500BaseSX PHY"
#define MII_MODEL_xxBROADCOM_ALT1_BCM5709CAX 0x002c
#define MII_STR_xxBROADCOM_ALT1_BCM5709CAX "BCM5709C(AX) 10/100/1000baseTX PHY"
#define MII_MODEL_xxBROADCOM_ALT1_BCM5722 0x002d
#define MII_STR_xxBROADCOM_ALT1_BCM5722 "BCM5722 10/100/1000baseTX PHY"
#define MII_MODEL_xxBROADCOM_ALT1_BCM5784 0x003a
#define MII_STR_xxBROADCOM_ALT1_BCM5784 "BCM5784 10/100/1000baseTX PHY"
#define MII_MODEL_xxBROADCOM_ALT1_BCM5709C 0x003c
#define MII_STR_xxBROADCOM_ALT1_BCM5709C "BCM5709C 10/100/1000baseTX PHY"
#define MII_MODEL_xxBROADCOM_ALT1_BCM5761 0x003d
#define MII_STR_xxBROADCOM_ALT1_BCM5761 "BCM5761 10/100/1000baseTX PHY"
#define MII_MODEL_xxBROADCOM_ALT1_BCM5709S 0x003f
#define MII_STR_xxBROADCOM_ALT1_BCM5709S "BCM5709S 1000/2500baseSX PHY"
#define MII_MODEL_xxBROADCOM_ALT2_BCM5717C 0x0020
#define MII_STR_xxBROADCOM_ALT2_BCM5717C "BCM5717C 10/100/1000baseTX PHY"
#define MII_MODEL_BROADCOM2_BCM5906 0x0004
#define MII_STR_BROADCOM2_BCM5906 "BCM5906 10/100baseTX PHY"
/* Cicada Semiconductor PHYs (now owned by Vitesse?) */
#define MII_MODEL_CICADA_CS8201 0x0001
#define MII_STR_CICADA_CS8201 "Cicada CS8201 10/100/1000TX PHY"
#define MII_MODEL_CICADA_CS8204 0x0004
#define MII_STR_CICADA_CS8204 "Cicada CS8204 10/100/1000TX PHY"
#define MII_MODEL_CICADA_VSC8211 0x000b
#define MII_STR_CICADA_VSC8211 "Cicada VSC8211 10/100/1000TX PHY"
#define MII_MODEL_CICADA_CS8201A 0x0020
#define MII_STR_CICADA_CS8201A "Cicada CS8201 10/100/1000TX PHY"
#define MII_MODEL_CICADA_CS8201B 0x0021
#define MII_STR_CICADA_CS8201B "Cicada CS8201 10/100/1000TX PHY"
#define MII_MODEL_CICADA_CS8244 0x002c
#define MII_STR_CICADA_CS8244 "Cicada CS8244 10/100/1000TX PHY"
#define MII_MODEL_VITESSE_VSC8601 0x0002
#define MII_STR_VITESSE_VSC8601 "Vitesse VSC8601 10/100/1000TX PHY"
/* Davicom Semiconductor PHYs */
#define MII_MODEL_DAVICOM_DM9102 0x0004
#define MII_STR_DAVICOM_DM9102 "DM9102 10/100 media interface"
#define MII_MODEL_xxDAVICOM_DM9101 0x0000
#define MII_STR_xxDAVICOM_DM9101 "DM9101 10/100 media interface"
/* Integrated Circuit Systems PHYs */
#define MII_MODEL_xxICS_1889 0x0001
#define MII_STR_xxICS_1889 "ICS1889 10/100 media interface"
#define MII_MODEL_xxICS_1890 0x0002
#define MII_STR_xxICS_1890 "ICS1890 10/100 media interface"
#define MII_MODEL_xxICS_1892 0x0003
#define MII_STR_xxICS_1892 "ICS1892 10/100 media interface"
#define MII_MODEL_xxICS_1893 0x0004
#define MII_STR_xxICS_1893 "ICS1893 10/100 media interface"
/* IC Plus Corp. PHYs */
#define MII_MODEL_ICPLUS_IP101 0x0005
#define MII_STR_ICPLUS_IP101 "IC Plus 10/100 PHY"
#define MII_MODEL_ICPLUS_IP1000A 0x0008
#define MII_STR_ICPLUS_IP1000A "IC Plus 10/100/1000 media interface"
#define MII_MODEL_ICPLUS_IP1001 0x0019
#define MII_STR_ICPLUS_IP1001 "IC Plus IP1001 10/100/1000 media interface"
/* Intel PHYs */
#define MII_MODEL_xxINTEL_I82553AB 0x0000
#define MII_STR_xxINTEL_I82553AB "i83553 10/100 media interface"
#define MII_MODEL_INTEL_I82555 0x0015
#define MII_STR_INTEL_I82555 "i82555 10/100 media interface"
#define MII_MODEL_INTEL_I82562EM 0x0032
#define MII_STR_INTEL_I82562EM "i82562EM 10/100 media interface"
#define MII_MODEL_INTEL_I82562ET 0x0033
#define MII_STR_INTEL_I82562ET "i82562ET 10/100 media interface"
#define MII_MODEL_INTEL_I82553C 0x0035
#define MII_STR_INTEL_I82553C "i82553 10/100 media interface"
/* Jato Technologies PHYs */
#define MII_MODEL_JATO_BASEX 0x0000
#define MII_STR_JATO_BASEX "Jato 1000baseX media interface"
/* JMicron Technologies PHYs */
#define MII_MODEL_JMICRON_JMP211 0x0021
#define MII_STR_JMICRON_JMP211 "JMP211 10/100/1000 media interface"
#define MII_MODEL_JMICRON_JMP202 0x0022
#define MII_STR_JMICRON_JMP202 "JMP202 10/100 media interface"
/* Level 1 PHYs */
#define MII_MODEL_xxLEVEL1_LXT970 0x0000
#define MII_STR_xxLEVEL1_LXT970 "LXT970 10/100 media interface"
/* National Semiconductor PHYs */
#define MII_MODEL_NATSEMI_DP83840 0x0000
#define MII_STR_NATSEMI_DP83840 "DP83840 10/100 media interface"
#define MII_MODEL_NATSEMI_DP83843 0x0001
#define MII_STR_NATSEMI_DP83843 "DP83843 10/100 media interface"
#define MII_MODEL_NATSEMI_DP83815 0x0002
#define MII_STR_NATSEMI_DP83815 "DP83815 10/100 media interface"
#define MII_MODEL_NATSEMI_DP83847 0x0003
#define MII_STR_NATSEMI_DP83847 "DP83847 10/100 media interface"
#define MII_MODEL_NATSEMI_DP83891 0x0005
#define MII_STR_NATSEMI_DP83891 "DP83891 10/100/1000 media interface"
#define MII_MODEL_NATSEMI_DP83861 0x0006
#define MII_STR_NATSEMI_DP83861 "DP83861 10/100/1000 media interface"
#define MII_MODEL_NATSEMI_DP83865 0x0007
#define MII_STR_NATSEMI_DP83865 "DP83865 10/100/1000 media interface"
/* Quality Semiconductor PHYs */
#define MII_MODEL_QUALSEMI_QS6612 0x0000
#define MII_STR_QUALSEMI_QS6612 "QS6612 10/100 media interface"
/* RealTek Semiconductor PHYs */
#define MII_MODEL_REALTEK_RTL8201L 0x0020
#define MII_STR_REALTEK_RTL8201L "RTL8201L 10/100 media interface"
#define MII_MODEL_xxREALTEK_RTL8305SC 0x0005
#define MII_STR_xxREALTEK_RTL8305SC "RTL8305SC 10/100 802.1q switch"
#define MII_MODEL_xxREALTEK_RTL8169S 0x0011
#define MII_STR_xxREALTEK_RTL8169S "RTL8169S/8110S/8211B media interface"
/* Seeq PHYs */
#define MII_MODEL_xxSEEQ_80220 0x0003
#define MII_STR_xxSEEQ_80220 "Seeq 80220 10/100 media interface"
#define MII_MODEL_xxSEEQ_84220 0x0004
#define MII_STR_xxSEEQ_84220 "Seeq 84220 10/100 media interface"
/* Silicon Integrated Systems PHYs */
#define MII_MODEL_xxSIS_900 0x0000
#define MII_STR_xxSIS_900 "SiS 900 10/100 media interface"
/* SMSC PHYs */
#define MII_MODEL_SMSC_LAN83C183 0x0004
#define MII_STR_SMSC_LAN83C183 "SMSC LAN83C183 10/100 media interface"
/* TDK */
#define MII_MODEL_TDK_78Q2120 0x0014
#define MII_STR_TDK_78Q2120 "TDK 78Q2120 media interface"
/* Texas Instruments PHYs */
#define MII_MODEL_xxTI_TLAN10T 0x0001
#define MII_STR_xxTI_TLAN10T "ThunderLAN 10baseT media interface"
#define MII_MODEL_xxTI_100VGPMI 0x0002
#define MII_STR_xxTI_100VGPMI "ThunderLAN 100VG-AnyLan media interface"
/* XaQti Corp. PHYs. */
#define MII_MODEL_XAQTI_XMACII 0x0000
#define MII_STR_XAQTI_XMACII "XaQti Corp. XMAC II gigabit interface"
/* Marvell Semiconductor PHYs */
#define MII_MODEL_MARVELL_E1000 0x0000
#define MII_STR_MARVELL_E1000 "Marvell 88E1000 Gigabit PHY"
#define MII_MODEL_MARVELL_E1011 0x0002
#define MII_STR_MARVELL_E1011 "Marvell 88E1011 Gigabit PHY"
#define MII_MODEL_MARVELL_E1000_3 0x0003
#define MII_STR_MARVELL_E1000_3 "Marvell 88E1000 Gigabit PHY"
#define MII_MODEL_MARVELL_E1000S 0x0004
#define MII_STR_MARVELL_E1000S "Marvell 88E1000S Gigabit PHY"
#define MII_MODEL_MARVELL_E1000_5 0x0005
#define MII_STR_MARVELL_E1000_5 "Marvell 88E1000 Gigabit PHY"
#define MII_MODEL_MARVELL_E1101 0x0006
#define MII_STR_MARVELL_E1101 "Marvell 88E1101 Gigabit PHY"
#define MII_MODEL_MARVELL_E3082 0x0008
#define MII_STR_MARVELL_E3082 "Marvell 88E3082 10/100 Fast Ethernet PHY"
#define MII_MODEL_MARVELL_E1112 0x0009
#define MII_STR_MARVELL_E1112 "Marvell 88E1112 Gigabit PHY"
#define MII_MODEL_MARVELL_E1149 0x000b
#define MII_STR_MARVELL_E1149 "Marvell 88E1149 Gigabit PHY"
#define MII_MODEL_MARVELL_E1111 0x000c
#define MII_STR_MARVELL_E1111 "Marvell 88E1111 Gigabit PHY"
#define MII_MODEL_MARVELL_E1116 0x0021
#define MII_STR_MARVELL_E1116 "Marvell 88E1116 Gigabit PHY"
#define MII_MODEL_MARVELL_E1116R 0x0024
#define MII_STR_MARVELL_E1116R "Marvell 88E1116R Gigabit PHY"
#define MII_MODEL_MARVELL_E1118 0x0022
#define MII_STR_MARVELL_E1118 "Marvell 88E1118 Gigabit PHY"
#define MII_MODEL_MARVELL_E3016 0x0026
#define MII_STR_MARVELL_E3016 "Marvell 88E3016 10/100 Fast Ethernet PHY"
#define MII_MODEL_MARVELL_PHYG65G 0x0027
#define MII_STR_MARVELL_PHYG65G "Marvell PHYG65G Gigabit PHY"
#define MII_MODEL_xxMARVELL_E1000 0x0005
#define MII_STR_xxMARVELL_E1000 "Marvell 88E1000 Gigabit PHY"
#define MII_MODEL_xxMARVELL_E1011 0x0002
#define MII_STR_xxMARVELL_E1011 "Marvell 88E1011 Gigabit PHY"
#define MII_MODEL_xxMARVELL_E1000_3 0x0003
#define MII_STR_xxMARVELL_E1000_3 "Marvell 88E1000 Gigabit PHY"
#define MII_MODEL_xxMARVELL_E1000_5 0x0005
#define MII_STR_xxMARVELL_E1000_5 "Marvell 88E1000 Gigabit PHY"
#define MII_MODEL_xxMARVELL_E1111 0x000c
#define MII_STR_xxMARVELL_E1111 "Marvell 88E1111 Gigabit PHY"
|
