1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
|
/* $FreeBSD$ */
/*
* THIS FILE AUTOMATICALLY GENERATED. DO NOT EDIT.
*
* generated from:
* FreeBSD
*/
/*$NetBSD: miidevs,v 1.105 2011/11/25 23:28:14 jakllsch Exp $*/
/*-
* Copyright (c) 1998, 1999 The NetBSD Foundation, Inc.
* All rights reserved.
*
* This code is derived from software contributed to The NetBSD Foundation
* by Jason R. Thorpe of the Numerical Aerospace Simulation Facility,
* NASA Ames Research Center.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
*
* THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
* ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*/
/*
* List of known MII OUIs.
* For a complete list see http://standards.ieee.org/regauth/oui/
*
* XXX Vendors do obviously not agree how OUIs (24 bit) are mapped
* to the 22 bits available in the id registers.
* IEEE 802.3u-1995, subclause 22.2.4.3.1, figure 22-12, depicts the right
* mapping; the bit positions are defined in IEEE 802-1990, figure 5.2.
* (There is a formal 802.3 interpretation, number 1-07/98 of July 09 1998,
* about this.)
* The MII_OUI() macro in "mii.h" reflects this.
* If a vendor uses a different mapping, an "xx" prefixed OUI is defined here
* which is mangled accordingly to compensate.
*/
#define MII_OUI_AGERE 0x00053d /* Agere Systems */
#define MII_OUI_ALTIMA 0x0010a9 /* Altima Communications */
#define MII_OUI_AMD 0x00001a /* Advanced Micro Devices */
#define MII_OUI_BROADCOM 0x001018 /* Broadcom Corporation */
#define MII_OUI_BROADCOM2 0x000af7 /* Broadcom Corporation */
#define MII_OUI_BROADCOM3 0x001be9 /* Broadcom Corporation */
#define MII_OUI_BROADCOM4 0x18c086 /* Broadcom Corporation */
#define MII_OUI_CICADA 0x0003f1 /* Cicada Semiconductor */
#define MII_OUI_DAVICOM 0x00606e /* Davicom Semiconductor */
#define MII_OUI_ENABLESEMI 0x0010dd /* Enable Semiconductor */
#define MII_OUI_ICPLUS 0x0090c3 /* IC Plus Corp. */
#define MII_OUI_ICS 0x00a0be /* Integrated Circuit Systems */
#define MII_OUI_INTEL 0x00aa00 /* Intel Corporation */
#define MII_OUI_JMICRON 0x00d831 /* JMicron Technologies */
#define MII_OUI_LEVEL1 0x00207b /* Level 1 */
#define MII_OUI_MARVELL 0x005043 /* Marvell Semiconductor */
#define MII_OUI_MICREL 0x0010a1 /* Micrel */
#define MII_OUI_MYSON 0x00c0b4 /* Myson Technology */
#define MII_OUI_NATSEMI 0x080017 /* National Semiconductor */
#define MII_OUI_PMCSIERRA 0x00e004 /* PMC-Sierra */
#define MII_OUI_QUALSEMI 0x006051 /* Quality Semiconductor */
#define MII_OUI_RDC 0x00d02d /* RDC Semiconductor */
#define MII_OUI_REALTEK 0x00e04c /* RealTek Semicondctor */
#define MII_OUI_SEEQ 0x00a07d /* Seeq Technology */
#define MII_OUI_SIS 0x00e006 /* Silicon Integrated Systems */
#define MII_OUI_SMC 0x00800f /* SMC */
#define MII_OUI_TI 0x080028 /* Texas Instruments */
#define MII_OUI_TSC 0x00c039 /* TDK Semiconductor */
#define MII_OUI_VITESSE 0x0001c1 /* Vitesse Semiconductor */
#define MII_OUI_XAQTI 0x00e0ae /* XaQti Corp. */
/* Some Intel 82553's use an alternative OUI. */
#define MII_OUI_xxINTEL 0x001f00 /* Intel Corporation */
/* Some VIA 6122's use an alternative OUI. */
#define MII_OUI_xxCICADA 0x00c08f /* Cicada Semiconductor */
/* bad bitorder (bits "g" and "h" (= MSBs byte 1) lost) */
#define MII_OUI_yyAMD 0x000058 /* Advanced Micro Devices */
#define MII_OUI_xxATHEROS 0x00c82e /* Atheros Communications */
#define MII_OUI_xxBROADCOM 0x000818 /* Broadcom Corporation */
#define MII_OUI_xxBROADCOM_ALT1 0x0050ef /* Broadcom Corporation */
#define MII_OUI_xxDAVICOM 0x000676 /* Davicom Semiconductor */
#define MII_OUI_yyINTEL 0x005500 /* Intel Corporation */
#define MII_OUI_xxJATO 0x0007c1 /* Jato Technologies */
#define MII_OUI_xxMARVELL 0x000ac2 /* Marvell Semiconductor */
#define MII_OUI_xxMYSON 0x00032d /* Myson Technology */
#define MII_OUI_xxNATSEMI 0x1000e8 /* National Semiconductor */
#define MII_OUI_xxQUALSEMI 0x00068a /* Quality Semiconductor */
#define MII_OUI_xxTSC 0x00039c /* TDK Semiconductor */
#define MII_OUI_xxVITESSE 0x008083 /* Vitesse Semiconductor */
/* bad byteorder (bits "q" and "r" (= LSBs byte 3) lost) */
#define MII_OUI_xxLEVEL1 0x782000 /* Level 1 */
#define MII_OUI_xxXAQTI 0xace000 /* XaQti Corp. */
/* Don't know what's going on here. */
#define MII_OUI_xxASIX 0x000674 /* Asix Semiconductor */
#define MII_OUI_yyDAVICOM 0x000602 /* Davicom Semiconductor */
#define MII_OUI_xxICPLUS 0x0009c3 /* IC Plus Corp. */
#define MII_OUI_xxPMCSIERRA 0x0009c0 /* PMC-Sierra */
#define MII_OUI_xxPMCSIERRA2 0x009057 /* PMC-Sierra */
#define MII_OUI_xxREALTEK 0x000732 /* RealTek Semicondctor */
#define MII_OUI_yyREALTEK 0x000004 /* RealTek Semicondctor */
/*
* List of known models. Grouped by oui.
*/
/* Agere Systems PHYs */
#define MII_MODEL_AGERE_ET1011 0x0001
#define MII_STR_AGERE_ET1011 "ET1011 10/100/1000baseT PHY"
#define MII_MODEL_AGERE_ET1011C 0x0004
#define MII_STR_AGERE_ET1011C "ET1011C 10/100/1000baseT PHY"
/* Altima Communications PHYs */
#define MII_MODEL_ALTIMA_ACXXX 0x0001
#define MII_STR_ALTIMA_ACXXX "ACXXX 10/100 media interface"
#define MII_MODEL_ALTIMA_AC101L 0x0012
#define MII_STR_ALTIMA_AC101L "AC101L 10/100 media interface"
#define MII_MODEL_ALTIMA_AC101 0x0021
#define MII_STR_ALTIMA_AC101 "AC101 10/100 media interface"
/* AMD Am79C87[45] have ALTIMA OUI */
#define MII_MODEL_ALTIMA_Am79C875 0x0014
#define MII_STR_ALTIMA_Am79C875 "Am79C875 10/100 media interface"
#define MII_MODEL_ALTIMA_Am79C874 0x0021
#define MII_STR_ALTIMA_Am79C874 "Am79C874 10/100 media interface"
/* Advanced Micro Devices PHYs */
/* see Davicom DM9101 for Am79C873 */
#define MII_MODEL_yyAMD_79C972_10T 0x0001
#define MII_STR_yyAMD_79C972_10T "Am79C972 internal 10BASE-T interface"
#define MII_MODEL_yyAMD_79c973phy 0x0036
#define MII_STR_yyAMD_79c973phy "Am79C973 internal 10/100 media interface"
#define MII_MODEL_yyAMD_79c901 0x0037
#define MII_STR_yyAMD_79c901 "Am79C901 10BASE-T interface"
#define MII_MODEL_yyAMD_79c901home 0x0039
#define MII_STR_yyAMD_79c901home "Am79C901 HomePNA 1.0 interface"
/* Atheros Communications/Attansic PHYs */
#define MII_MODEL_xxATHEROS_F1 0x0001
#define MII_STR_xxATHEROS_F1 "Atheros F1 10/100/1000 PHY"
#define MII_MODEL_xxATHEROS_F2 0x0002
#define MII_STR_xxATHEROS_F2 "Atheros F2 10/100 PHY"
#define MII_MODEL_xxATHEROS_AR8021 0x0004
#define MII_STR_xxATHEROS_AR8021 "Atheros AR8021 10/100/1000 PHY"
#define MII_MODEL_xxATHEROS_F1_7 0x0007
#define MII_STR_xxATHEROS_F1_7 "Atheros F1 10/100/1000 PHY"
/* Asix semiconductor PHYs */
#define MII_MODEL_xxASIX_AX88X9X 0x0031
#define MII_STR_xxASIX_AX88X9X "Ax88x9x internal PHY"
/* Broadcom Corp. PHYs */
#define MII_MODEL_xxBROADCOM_3C905B 0x0012
#define MII_STR_xxBROADCOM_3C905B "Broadcom 3c905B internal PHY"
#define MII_MODEL_xxBROADCOM_3C905C 0x0017
#define MII_STR_xxBROADCOM_3C905C "Broadcom 3c905C internal PHY"
#define MII_MODEL_xxBROADCOM_BCM5201 0x0021
#define MII_STR_xxBROADCOM_BCM5201 "BCM5201 10/100 media interface"
#define MII_MODEL_xxBROADCOM_BCM5214 0x0028
#define MII_STR_xxBROADCOM_BCM5214 "BCM5214 Quad 10/100 media interface"
#define MII_MODEL_xxBROADCOM_BCM5221 0x001e
#define MII_STR_xxBROADCOM_BCM5221 "BCM5221 10/100 media interface"
#define MII_MODEL_xxBROADCOM_BCM5222 0x0032
#define MII_STR_xxBROADCOM_BCM5222 "BCM5222 Dual 10/100 media interface"
#define MII_MODEL_xxBROADCOM_BCM4401 0x0036
#define MII_STR_xxBROADCOM_BCM4401 "BCM4401 10/100 media interface"
#define MII_MODEL_xxBROADCOM_BCM5365 0x0037
#define MII_STR_xxBROADCOM_BCM5365 "BCM5365 10/100 5-port PHY switch"
#define MII_MODEL_BROADCOM_BCM5400 0x0004
#define MII_STR_BROADCOM_BCM5400 "BCM5400 1000BASE-T media interface"
#define MII_MODEL_BROADCOM_BCM5401 0x0005
#define MII_STR_BROADCOM_BCM5401 "BCM5401 1000BASE-T media interface"
#define MII_MODEL_BROADCOM_BCM5402 0x0006
#define MII_STR_BROADCOM_BCM5402 "BCM5402 1000BASE-T media interface"
#define MII_MODEL_BROADCOM_BCM5411 0x0007
#define MII_STR_BROADCOM_BCM5411 "BCM5411 1000BASE-T media interface"
#define MII_MODEL_BROADCOM_BCM5404 0x0008
#define MII_STR_BROADCOM_BCM5404 "BCM5404 1000BASE-T media interface"
#define MII_MODEL_BROADCOM_BCM5424 0x000a
#define MII_STR_BROADCOM_BCM5424 "BCM5424/BCM5234 1000BASE-T media interface"
#define MII_MODEL_BROADCOM_BCM5464 0x000b
#define MII_STR_BROADCOM_BCM5464 "BCM5464 1000BASE-T media interface"
#define MII_MODEL_BROADCOM_BCM5461 0x000c
#define MII_STR_BROADCOM_BCM5461 "BCM5461 1000BASE-T media interface"
#define MII_MODEL_BROADCOM_BCM5462 0x000d
#define MII_STR_BROADCOM_BCM5462 "BCM5462 1000BASE-T media interface"
#define MII_MODEL_BROADCOM_BCM5421 0x000e
#define MII_STR_BROADCOM_BCM5421 "BCM5421 1000BASE-T media interface"
#define MII_MODEL_BROADCOM_BCM5752 0x0010
#define MII_STR_BROADCOM_BCM5752 "BCM5752 1000BASE-T media interface"
#define MII_MODEL_BROADCOM_BCM5701 0x0011
#define MII_STR_BROADCOM_BCM5701 "BCM5701 1000BASE-T media interface"
#define MII_MODEL_BROADCOM_BCM5706 0x0015
#define MII_STR_BROADCOM_BCM5706 "BCM5706 1000BASE-T/SX media interface"
#define MII_MODEL_BROADCOM_BCM5703 0x0016
#define MII_STR_BROADCOM_BCM5703 "BCM5703 1000BASE-T media interface"
#define MII_MODEL_BROADCOM_BCM5750 0x0018
#define MII_STR_BROADCOM_BCM5750 "BCM5750 1000BASE-T media interface"
#define MII_MODEL_BROADCOM_BCM5704 0x0019
#define MII_STR_BROADCOM_BCM5704 "BCM5704 1000BASE-T media interface"
#define MII_MODEL_BROADCOM_BCM5705 0x001a
#define MII_STR_BROADCOM_BCM5705 "BCM5705 1000BASE-T media interface"
#define MII_MODEL_BROADCOM_BCM54K2 0x002e
#define MII_STR_BROADCOM_BCM54K2 "BCM54K2 1000BASE-T media interface"
#define MII_MODEL_BROADCOM_BCM5714 0x0034
#define MII_STR_BROADCOM_BCM5714 "BCM5714 1000BASE-T media interface"
#define MII_MODEL_BROADCOM_BCM5780 0x0035
#define MII_STR_BROADCOM_BCM5780 "BCM5780 1000BASE-T media interface"
#define MII_MODEL_BROADCOM_BCM5708C 0x0036
#define MII_STR_BROADCOM_BCM5708C "BCM5708C 1000BASE-T media interface"
#define MII_MODEL_BROADCOM_BCM5466 0x003b
#define MII_STR_BROADCOM_BCM5466 "BCM5466 1000BASE-T media interface"
#define MII_MODEL_BROADCOM2_BCM5325 0x0003
#define MII_STR_BROADCOM2_BCM5325 "BCM5325 10/100 5-port PHY switch"
#define MII_MODEL_BROADCOM2_BCM5906 0x0004
#define MII_STR_BROADCOM2_BCM5906 "BCM5906 10/100baseTX media interface"
#define MII_MODEL_BROADCOM2_BCM5478 0x0008
#define MII_STR_BROADCOM2_BCM5478 "BCM5478 1000BASE-T media interface"
#define MII_MODEL_BROADCOM2_BCM5488 0x0009
#define MII_STR_BROADCOM2_BCM5488 "BCM5488 1000BASE-T media interface"
#define MII_MODEL_BROADCOM2_BCM5481 0x000a
#define MII_STR_BROADCOM2_BCM5481 "BCM5481 1000BASE-T media interface"
#define MII_MODEL_BROADCOM2_BCM5482 0x000b
#define MII_STR_BROADCOM2_BCM5482 "BCM5482 1000BASE-T media interface"
#define MII_MODEL_BROADCOM2_BCM5755 0x000c
#define MII_STR_BROADCOM2_BCM5755 "BCM5755 1000BASE-T media interface"
#define MII_MODEL_BROADCOM2_BCM5754 0x000e
#define MII_STR_BROADCOM2_BCM5754 "BCM5754/BCM5787 1000BASE-T media interface"
#define MII_MODEL_BROADCOM2_BCM5708S 0x0015
#define MII_STR_BROADCOM2_BCM5708S "BCM5708S 1000/2500baseSX PHY"
#define MII_MODEL_BROADCOM2_BCM5785 0x0016
#define MII_STR_BROADCOM2_BCM5785 "BCM5785 1000BASE-T media interface"
#define MII_MODEL_BROADCOM2_BCM5709CAX 0x002c
#define MII_STR_BROADCOM2_BCM5709CAX "BCM5709CAX 10/100/1000baseT PHY"
#define MII_MODEL_BROADCOM2_BCM5722 0x002d
#define MII_STR_BROADCOM2_BCM5722 "BCM5722 1000BASE-T media interface"
#define MII_MODEL_BROADCOM2_BCM5784 0x003a
#define MII_STR_BROADCOM2_BCM5784 "BCM5784 10/100/1000baseT PHY"
#define MII_MODEL_BROADCOM2_BCM5709C 0x003c
#define MII_STR_BROADCOM2_BCM5709C "BCM5709 10/100/1000baseT PHY"
#define MII_MODEL_BROADCOM2_BCM5761 0x003d
#define MII_STR_BROADCOM2_BCM5761 "BCM5761 10/100/1000baseT PHY"
#define MII_MODEL_BROADCOM2_BCM5709S 0x003f
#define MII_STR_BROADCOM2_BCM5709S "BCM5709S/5720S 1000/2500baseSX PHY"
#define MII_MODEL_BROADCOM3_BCM57780 0x0019
#define MII_STR_BROADCOM3_BCM57780 "BCM57780 1000BASE-T media interface"
#define MII_MODEL_BROADCOM3_BCM5717C 0x0020
#define MII_STR_BROADCOM3_BCM5717C "BCM5717C 1000BASE-T media interface"
#define MII_MODEL_BROADCOM3_BCM5719C 0x0022
#define MII_STR_BROADCOM3_BCM5719C "BCM5719C 1000BASE-T media interface"
#define MII_MODEL_BROADCOM3_BCM57765 0x0024
#define MII_STR_BROADCOM3_BCM57765 "BCM57765 1000BASE-T media interface"
#define MII_MODEL_BROADCOM3_BCM5720C 0x0036
#define MII_STR_BROADCOM3_BCM5720C "BCM5720C 1000BASE-T media interface"
#define MII_MODEL_BROADCOM4_BCM5725C 0x0038
#define MII_STR_BROADCOM4_BCM5725C "BCM5725C 1000BASE-T media interface"
#define MII_MODEL_xxBROADCOM_ALT1_BCM5906 0x0004
#define MII_STR_xxBROADCOM_ALT1_BCM5906 "BCM5906 10/100baseTX media interface"
/* Cicada Semiconductor PHYs (now owned by Vitesse?) */
#define MII_MODEL_xxCICADA_CS8201 0x0001
#define MII_STR_xxCICADA_CS8201 "Cicada CS8201 10/100/1000TX PHY"
#define MII_MODEL_xxCICADA_CS8204 0x0004
#define MII_STR_xxCICADA_CS8204 "Cicada CS8204 10/100/1000TX PHY"
#define MII_MODEL_xxCICADA_VSC8211 0x000b
#define MII_STR_xxCICADA_VSC8211 "Cicada VSC8211 10/100/1000TX PHY"
#define MII_MODEL_xxCICADA_VSC8221 0x0015
#define MII_STR_xxCICADA_VSC8221 "Cicada CS8201 10/100/1000TX PHY"
#define MII_MODEL_xxCICADA_CS8201A 0x0020
#define MII_STR_xxCICADA_CS8201A "Cicada CS8201 10/100/1000TX PHY"
#define MII_MODEL_xxCICADA_CS8201B 0x0021
#define MII_STR_xxCICADA_CS8201B "Cicada CS8201 10/100/1000TX PHY"
#define MII_MODEL_xxCICADA_CS8244 0x002c
#define MII_STR_xxCICADA_CS8244 "Cicada CS8244 10/100/1000TX PHY"
#define MII_MODEL_xxVITESSE_VSC8601 0x0002
#define MII_STR_xxVITESSE_VSC8601 "Vitesse VSC8601 10/100/1000TX PHY"
/* Davicom Semiconductor PHYs */
/* AMD Am79C873 seems to be a relabeled DM9101 */
#define MII_MODEL_xxDAVICOM_DM9101 0x0000
#define MII_STR_xxDAVICOM_DM9101 "DM9101 (AMD Am79C873) 10/100 media interface"
#define MII_MODEL_xxDAVICOM_DM9102 0x0004
#define MII_STR_xxDAVICOM_DM9102 "DM9102 10/100 media interface"
#define MII_MODEL_yyDAVICOM_DM9101 0x0000
#define MII_STR_yyDAVICOM_DM9101 "DM9101 10/100 media interface"
/* IC Plus Corp. PHYs */
#define MII_MODEL_xxICPLUS_IP101 0x0005
#define MII_STR_xxICPLUS_IP101 "IP101 10/100 PHY"
#define MII_MODEL_xxICPLUS_IP1000A 0x0008
#define MII_STR_xxICPLUS_IP1000A "IP100A 10/100/1000 media interface"
#define MII_MODEL_xxICPLUS_IP1001 0x0019
#define MII_STR_xxICPLUS_IP1001 "IP1001 10/100/1000 media interface"
/* Integrated Circuit Systems PHYs */
#define MII_MODEL_ICS_1889 0x0001
#define MII_STR_ICS_1889 "ICS1889 10/100 media interface"
#define MII_MODEL_ICS_1890 0x0002
#define MII_STR_ICS_1890 "ICS1890 10/100 media interface"
#define MII_MODEL_ICS_1892 0x0003
#define MII_STR_ICS_1892 "ICS1892 10/100 media interface"
#define MII_MODEL_ICS_1893 0x0004
#define MII_STR_ICS_1893 "ICS1893 10/100 media interface"
#define MII_MODEL_ICS_1893C 0x0005
#define MII_STR_ICS_1893C "ICS1893C 10/100 media interface"
/* Intel Corporation PHYs */
#define MII_MODEL_xxINTEL_I82553 0x0000
#define MII_STR_xxINTEL_I82553 "i82553 10/100 media interface"
#define MII_MODEL_yyINTEL_I82555 0x0015
#define MII_STR_yyINTEL_I82555 "i82555 10/100 media interface"
#define MII_MODEL_yyINTEL_I82562EH 0x0017
#define MII_STR_yyINTEL_I82562EH "i82562EH HomePNA interface"
#define MII_MODEL_yyINTEL_I82562G 0x0031
#define MII_STR_yyINTEL_I82562G "i82562G 10/100 media interface"
#define MII_MODEL_yyINTEL_I82562EM 0x0032
#define MII_STR_yyINTEL_I82562EM "i82562EM 10/100 media interface"
#define MII_MODEL_yyINTEL_I82562ET 0x0033
#define MII_STR_yyINTEL_I82562ET "i82562ET 10/100 media interface"
#define MII_MODEL_yyINTEL_I82553 0x0035
#define MII_STR_yyINTEL_I82553 "i82553 10/100 media interface"
#define MII_MODEL_yyINTEL_I82566 0x0039
#define MII_STR_yyINTEL_I82566 "i82566 10/100/1000 media interface"
#define MII_MODEL_INTEL_I82577 0x0005
#define MII_STR_INTEL_I82577 "i82577 10/100/1000 media interface"
#define MII_MODEL_INTEL_I82579 0x0009
#define MII_STR_INTEL_I82579 "i82579 10/100/1000 media interface"
#define MII_MODEL_xxMARVELL_I82563 0x000a
#define MII_STR_xxMARVELL_I82563 "i82563 10/100/1000 media interface"
#define MII_MODEL_yyINTEL_IGP01E1000 0x0038
#define MII_STR_yyINTEL_IGP01E1000 "Intel IGP01E1000 Gigabit PHY"
/* Jato Technologies PHYs */
#define MII_MODEL_xxJATO_BASEX 0x0000
#define MII_STR_xxJATO_BASEX "Jato 1000baseX media interface"
/* JMicron Technologies PHYs */
#define MII_MODEL_JMICRON_JMP211 0x0021
#define MII_STR_JMICRON_JMP211 "JMP211 10/100/1000 media interface"
#define MII_MODEL_JMICRON_JMP202 0x0022
#define MII_STR_JMICRON_JMP202 "JMP202 10/100 media interface"
/* Level 1 PHYs */
#define MII_MODEL_xxLEVEL1_LXT970 0x0000
#define MII_STR_xxLEVEL1_LXT970 "LXT970 10/100 media interface"
#define MII_MODEL_LEVEL1_LXT971 0x000e
#define MII_STR_LEVEL1_LXT971 "LXT971/2 10/100 media interface"
#define MII_MODEL_LEVEL1_LXT973 0x0021
#define MII_STR_LEVEL1_LXT973 "LXT973 10/100 Dual PHY"
#define MII_MODEL_LEVEL1_LXT974 0x0004
#define MII_STR_LEVEL1_LXT974 "LXT974 10/100 Quad PHY"
#define MII_MODEL_LEVEL1_LXT975 0x0005
#define MII_STR_LEVEL1_LXT975 "LXT975 10/100 Quad PHY"
#define MII_MODEL_LEVEL1_LXT1000_OLD 0x0003
#define MII_STR_LEVEL1_LXT1000_OLD "LXT1000 1000BASE-T media interface"
#define MII_MODEL_LEVEL1_LXT1000 0x000c
#define MII_STR_LEVEL1_LXT1000 "LXT1000 1000BASE-T media interface"
/* Marvell Semiconductor PHYs */
#define MII_MODEL_xxMARVELL_E1000 0x0000
#define MII_STR_xxMARVELL_E1000 "Marvell 88E1000 Gigabit PHY"
#define MII_MODEL_xxMARVELL_E1011 0x0002
#define MII_STR_xxMARVELL_E1011 "Marvell 88E1011 Gigabit PHY"
#define MII_MODEL_xxMARVELL_E1000_3 0x0003
#define MII_STR_xxMARVELL_E1000_3 "Marvell 88E1000 Gigabit PHY"
#define MII_MODEL_xxMARVELL_E1000S 0x0004
#define MII_STR_xxMARVELL_E1000S "Marvell 88E1000S Gigabit PHY"
#define MII_MODEL_xxMARVELL_E1000_5 0x0005
#define MII_STR_xxMARVELL_E1000_5 "Marvell 88E1000 Gigabit PHY"
#define MII_MODEL_xxMARVELL_E1101 0x0006
#define MII_STR_xxMARVELL_E1101 "Marvell 88E1101 Gigabit PHY"
#define MII_MODEL_xxMARVELL_E3082 0x0008
#define MII_STR_xxMARVELL_E3082 "Marvell 88E3082 10/100 Fast Ethernet PHY"
#define MII_MODEL_xxMARVELL_E1112 0x0009
#define MII_STR_xxMARVELL_E1112 "Marvell 88E1112 Gigabit PHY"
#define MII_MODEL_xxMARVELL_E1149 0x000b
#define MII_STR_xxMARVELL_E1149 "Marvell 88E1149 Gigabit PHY"
#define MII_MODEL_xxMARVELL_E1111 0x000c
#define MII_STR_xxMARVELL_E1111 "Marvell 88E1111 Gigabit PHY"
#define MII_MODEL_xxMARVELL_E1145 0x000d
#define MII_STR_xxMARVELL_E1145 "Marvell 88E1145 Quad Gigabit PHY"
#define MII_MODEL_xxMARVELL_E1116 0x0021
#define MII_STR_xxMARVELL_E1116 "Marvell 88E1116 Gigabit PHY"
#define MII_MODEL_xxMARVELL_E1116R 0x0024
#define MII_STR_xxMARVELL_E1116R "Marvell 88E1116R Gigabit PHY"
#define MII_MODEL_xxMARVELL_E1118 0x0022
#define MII_STR_xxMARVELL_E1118 "Marvell 88E1118 Gigabit PHY"
#define MII_MODEL_xxMARVELL_E1149R 0x0025
#define MII_STR_xxMARVELL_E1149R "Marvell 88E1149R Quad Gigabit PHY"
#define MII_MODEL_xxMARVELL_E3016 0x0026
#define MII_STR_xxMARVELL_E3016 "Marvell 88E3016 10/100 Fast Ethernet PHY"
#define MII_MODEL_xxMARVELL_PHYG65G 0x0027
#define MII_STR_xxMARVELL_PHYG65G "Marvell PHYG65G Gigabit PHY"
#define MII_MODEL_xxMARVELL_E1116R_29 0x0029
#define MII_STR_xxMARVELL_E1116R_29 "Marvell 88E1116R Gigabit PHY"
#define MII_MODEL_MARVELL_E1000 0x0005
#define MII_STR_MARVELL_E1000 "Marvell 88E1000 Gigabit PHY"
#define MII_MODEL_MARVELL_E1011 0x0002
#define MII_STR_MARVELL_E1011 "Marvell 88E1011 Gigabit PHY"
#define MII_MODEL_MARVELL_E1000_3 0x0003
#define MII_STR_MARVELL_E1000_3 "Marvell 88E1000 Gigabit PHY"
#define MII_MODEL_MARVELL_E1000_5 0x0005
#define MII_STR_MARVELL_E1000_5 "Marvell 88E1000 Gigabit PHY"
#define MII_MODEL_MARVELL_E1111 0x000c
#define MII_STR_MARVELL_E1111 "Marvell 88E1111 Gigabit PHY"
/* Micrel PHYs */
#define MII_MODEL_MICREL_KSZ8081 0x0016
#define MII_STR_MICREL_KSZ8081 "Micrel KSZ8081 10/100 PHY"
#define MII_MODEL_MICREL_KSZ9021 0x0021
#define MII_STR_MICREL_KSZ9021 "Micrel KSZ9021 10/100/1000 PHY"
#define MII_MODEL_MICREL_KSZ9031 0x0022
#define MII_STR_MICREL_KSZ9031 "Micrel KSZ9031 10/100/1000 PHY"
/* Myson Technology PHYs */
#define MII_MODEL_xxMYSON_MTD972 0x0000
#define MII_STR_xxMYSON_MTD972 "MTD972 10/100 media interface"
#define MII_MODEL_MYSON_MTD803 0x0000
#define MII_STR_MYSON_MTD803 "MTD803 3-in-1 media interface"
/* National Semiconductor PHYs */
#define MII_MODEL_xxNATSEMI_DP83840 0x0000
#define MII_STR_xxNATSEMI_DP83840 "DP83840 10/100 media interface"
#define MII_MODEL_xxNATSEMI_DP83843 0x0001
#define MII_STR_xxNATSEMI_DP83843 "DP83843 10/100 media interface"
#define MII_MODEL_xxNATSEMI_DP83815 0x0002
#define MII_STR_xxNATSEMI_DP83815 "DP83815 10/100 media interface"
#define MII_MODEL_xxNATSEMI_DP83847 0x0003
#define MII_STR_xxNATSEMI_DP83847 "DP83847 10/100 media interface"
#define MII_MODEL_xxNATSEMI_DP83891 0x0005
#define MII_STR_xxNATSEMI_DP83891 "DP83891 1000BASE-T media interface"
#define MII_MODEL_xxNATSEMI_DP83861 0x0006
#define MII_STR_xxNATSEMI_DP83861 "DP83861 1000BASE-T media interface"
#define MII_MODEL_xxNATSEMI_DP83865 0x0007
#define MII_STR_xxNATSEMI_DP83865 "DP83865 1000BASE-T media interface"
#define MII_MODEL_xxNATSEMI_DP83849 0x000a
#define MII_STR_xxNATSEMI_DP83849 "DP83849 10/100 media interface"
/* PMC Sierra PHYs */
#define MII_MODEL_xxPMCSIERRA_PM8351 0x0000
#define MII_STR_xxPMCSIERRA_PM8351 "PM8351 OctalPHY Gigabit interface"
#define MII_MODEL_xxPMCSIERRA2_PM8352 0x0002
#define MII_STR_xxPMCSIERRA2_PM8352 "PM8352 OctalPHY Gigabit interface"
#define MII_MODEL_xxPMCSIERRA2_PM8353 0x0003
#define MII_STR_xxPMCSIERRA2_PM8353 "PM8353 QuadPHY Gigabit interface"
#define MII_MODEL_PMCSIERRA_PM8354 0x0004
#define MII_STR_PMCSIERRA_PM8354 "PM8354 QuadPHY Gigabit interface"
/* Quality Semiconductor PHYs */
#define MII_MODEL_xxQUALSEMI_QS6612 0x0000
#define MII_STR_xxQUALSEMI_QS6612 "QS6612 10/100 media interface"
/* RDC Semiconductor PHYs */
#define MII_MODEL_RDC_R6040 0x0003
#define MII_STR_RDC_R6040 "R6040 10/100 media interface"
/* RealTek Semicondctor PHYs */
#define MII_MODEL_yyREALTEK_RTL8201L 0x0020
#define MII_STR_yyREALTEK_RTL8201L "RTL8201L 10/100 media interface"
#define MII_MODEL_xxREALTEK_RTL8169S 0x0011
#define MII_STR_xxREALTEK_RTL8169S "RTL8169S/8110S/8211 1000BASE-T media interface"
#define MII_MODEL_REALTEK_RTL8305SC 0x0005
#define MII_STR_REALTEK_RTL8305SC "RTL8305SC 10/100 802.1q switch"
#define MII_MODEL_REALTEK_RTL8201E 0x0008
#define MII_STR_REALTEK_RTL8201E "RTL8201E 10/100 media interface"
#define MII_MODEL_REALTEK_RTL8251 0x0000
#define MII_STR_REALTEK_RTL8251 "RTL8251/8153 1000BASE-T media interface"
#define MII_MODEL_REALTEK_RTL8169S 0x0011
#define MII_STR_REALTEK_RTL8169S "RTL8169S/8110S/8211 1000BASE-T media interface"
/* Seeq Seeq PHYs */
#define MII_MODEL_SEEQ_80220 0x0003
#define MII_STR_SEEQ_80220 "Seeq 80220 10/100 media interface"
#define MII_MODEL_SEEQ_84220 0x0004
#define MII_STR_SEEQ_84220 "Seeq 84220 10/100 media interface"
#define MII_MODEL_SEEQ_80225 0x0008
#define MII_STR_SEEQ_80225 "Seeq 80225 10/100 media interface"
/* Silicon Integrated Systems PHYs */
#define MII_MODEL_SIS_900 0x0000
#define MII_STR_SIS_900 "SiS 900 10/100 media interface"
/* Texas Instruments PHYs */
#define MII_MODEL_TI_TLAN10T 0x0001
#define MII_STR_TI_TLAN10T "ThunderLAN 10BASE-T media interface"
#define MII_MODEL_TI_100VGPMI 0x0002
#define MII_STR_TI_100VGPMI "ThunderLAN 100VG-AnyLan media interface"
#define MII_MODEL_TI_TNETE2101 0x0003
#define MII_STR_TI_TNETE2101 "TNETE2101 media interface"
/* TDK Semiconductor PHYs */
#define MII_MODEL_xxTSC_78Q2120 0x0014
#define MII_STR_xxTSC_78Q2120 "78Q2120 10/100 media interface"
#define MII_MODEL_xxTSC_78Q2121 0x0015
#define MII_STR_xxTSC_78Q2121 "78Q2121 100BASE-TX media interface"
/* Vitesse Semiconductor (now Microsemi) */
#define MII_MODEL_xxVITESSE_VSC8501 0x0013
#define MII_STR_xxVITESSE_VSC8501 "Vitesse VSC8501 10/100/1000TX PHY"
#define MII_MODEL_xxVITESSE_VSC8641 0x0003
#define MII_STR_xxVITESSE_VSC8641 "Vitesse VSC8641 10/100/1000TX PHY"
/* XaQti Corp. PHYs */
#define MII_MODEL_xxXAQTI_XMACII 0x0000
#define MII_STR_xxXAQTI_XMACII "XaQti Corp. XMAC II gigabit interface"
/* SMC */
#define MII_MODEL_SMC_LAN8710A 0x000F
#define MII_STR_SMC_LAN8710A "SMC LAN8710A 10/100 interface"
#define MII_MODEL_SMC_LAN8700 0x000C
#define MII_STR_SMC_LAN8700 "SMC LAN8700 10/100 interface"
|
