summaryrefslogtreecommitdiffstats
path: root/cpu-supplement/ephiphany.rst
diff options
context:
space:
mode:
authorSebastian Huber <sebastian.huber@embedded-brains.de>2019-02-07 13:06:26 +0100
committerSebastian Huber <sebastian.huber@embedded-brains.de>2019-02-07 13:06:26 +0100
commit0e46b342d01fe8c4e29315288f8fc4f286d90926 (patch)
tree85e569c9bf6dfe5ec61cca79ee0ef3b93f8f908a /cpu-supplement/ephiphany.rst
parentVersion change, forgot to add wscript to the commit. (diff)
downloadrtems-docs-0e46b342d01fe8c4e29315288f8fc4f286d90926.tar.bz2
cpu-supplement: Fix file name
Diffstat (limited to 'cpu-supplement/ephiphany.rst')
-rw-r--r--cpu-supplement/ephiphany.rst90
1 files changed, 0 insertions, 90 deletions
diff --git a/cpu-supplement/ephiphany.rst b/cpu-supplement/ephiphany.rst
deleted file mode 100644
index 709dbcf..0000000
--- a/cpu-supplement/ephiphany.rst
+++ /dev/null
@@ -1,90 +0,0 @@
-.. SPDX-License-Identifier: CC-BY-SA-4.0
-
-.. Copyright (C) 1988, 2002 On-Line Applications Research Corporation (OAR)
-
-Epiphany Specific Information
-*****************************
-
-This chapter discusses the`Epiphany Architecture
-http://adapteva.com/docs/epiphany_sdk_ref.pdf dependencies in this port of
-RTEMS. Epiphany is a chip that can come with 16 and 64 cores, each of which can
-run RTEMS separately or they can work together to run a SMP RTEMS application.
-
-**Architecture Documents**
-
-For information on the Epiphany architecture refer to the *Epiphany
-Architecture Reference* http://adapteva.com/docs/epiphany_arch_ref.pdf.
-
-Calling Conventions
-===================
-
-Please refer to the *Epiphany SDK*
-http://adapteva.com/docs/epiphany_sdk_ref.pdf Appendix A: Application Binary
-Interface
-
-Floating Point Unit
--------------------
-
-A floating point unit is currently not supported.
-
-Memory Model
-============
-
-A flat 32-bit memory model is supported, no caches. Each core has its own 32
-KiB strictly ordered local memory along with an access to a shared 32 MiB
-external DRAM.
-
-Interrupt Processing
-====================
-
-Every Epiphany core has 10 exception types:
-
-- Reset
-
-- Software Exception
-
-- Data Page Fault
-
-- Timer 0
-
-- Timer 1
-
-- Message Interrupt
-
-- DMA0 Interrupt
-
-- DMA1 Interrupt
-
-- WANT Interrupt
-
-- User Interrupt
-
-Interrupt Levels
-----------------
-
-There are only two levels: interrupts enabled and interrupts disabled.
-
-Interrupt Stack
----------------
-
-The Epiphany RTEMS port uses a dedicated software interrupt stack. The stack
-for interrupts is allocated during interrupt driver initialization. When an
-interrupt is entered, the _ISR_Handler routine is responsible for switching
-from the interrupted task stack to RTEMS software interrupt stack.
-
-Default Fatal Error Processing
-==============================
-
-The default fatal error handler for this architecture performs the following
-actions:
-
-- disables operating system supported interrupts (IRQ),
-
-- places the error code in ``r0``, and
-
-- executes an infinite loop to simulate a halt processor instruction.
-
-Symmetric Multiprocessing
-=========================
-
-SMP is not supported.