blob: 4368b607f2ebea0c43e17003c2dbd0818a1abd4e (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
|
SPDX-License-Identifier: CC-BY-SA-4.0 OR BSD-2-Clause
copyrights:
- Copyright (C) 2021 embedded brains GmbH (http://www.embedded-brains.de)
enabled-by:
and:
- RTEMS_SMP
- not:
- aarch64
- arm
- riscv
links:
- role: requirement-refinement
uid: /req/fatal-error
- role: requirement-refinement
uid: ../if/group
functional-type: function
rationale: null
references: []
requirement-type: functional
text: |
Where the system needs inter-processor interrupts, if a thread dispatch is
done with maskable interrupts disabled, then the system shall terminate with
the ${/score/interr/if/internal-error-core:/name} fatal source and the
${/score/interr/if/bad-thread-dispatch-environment:/name} fatal code.
type: requirement
|