blob: 6639baacdac457e94505f9db9a9f6318323de178 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
|
SPDX-License-Identifier: CC-BY-SA-4.0 OR BSD-2-Clause
brief: |
Disables maskable interrupts on the current processor.
copyrights:
- Copyright (C) 2021 embedded brains GmbH (http://www.embedded-brains.de)
- Copyright (C) 1988, 2008 On-Line Applications Research Corporation (OAR)
definition:
default:
attributes: null
body: ${/score/isr/if/lock-isr-disable:/name}( ${.:/params[0]/name} )
params:
- ${lock-context:/name} *${.:/params[0]/name}
return: void
variants: []
description: |
This directive disables maskable interrupts on the current processor and
stores the previous interrupt level in ${.:/params[0]/name}.
enabled-by: true
index-entries: []
interface-type: macro
links:
- role: interface-placement
uid: header
- role: interface-ingroup
uid: group
- role: constraint
uid: /constraint/directive-ctx-any
- role: constraint
uid: /constraint/directive-no-preempt
name: rtems_interrupt_lock_interrupt_disable
notes: null
params:
- description: |
is the ISR lock context for an acquire and release pair.
dir: out
name: _lock_context
return: null
type: interface
|
