blob: a6bdb9d722851629581f69c7e8d93e6421bcce5e (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
|
SPDX-License-Identifier: CC-BY-SA-4.0
active: true
copyrights:
- Copyright (C) 1988, 1998 On-Line Applications Research Corporation (OAR)
derived: false
enabled-by: []
glossary-term: SMP barriers
glossary-type: term
header: ''
level: 1.156
links:
- RTEMS-GLOS-GENERAL: y-DGLwoqVNRBlzUau_mx_yR3iKlhE02h2mRxK7VkLQE=
normative: true
ref: ''
reviewed: kjAKwWTxwFCcAQr6f6zWpe9sKjHEhyMLWz_chcnsqu8=
text: |
The SMP barriers ensure that a defined set of independent threads of
execution on a set of processors reaches a common synchronization point
in time. They are implemented using atomic operations. Currently a
sense barrier is used in RTEMS.
type: glossary
|
