1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
|
SPDX-License-Identifier: CC-BY-SA-4.0 OR BSD-2-Clause
brief: |
This structure defines the ${.:/register-block-group} register block memory
map.
copyrights:
- Copyright (C) 2021 embedded brains GmbH & Co. KG
description: null
enabled-by: true
identifier: RTEMSDeviceGRLIBMEMSCRUB
index-entries: []
interface-type: register-block
links:
- role: interface-ingroup
uid: group
- role: interface-placement
uid: memscrub-header
definition:
- default:
count: 1
name: AHBS
offset: 0x0
variants: []
- default:
count: 1
name: AHBFAR
offset: 0x4
variants: []
- default:
count: 1
name: AHBERC
offset: 0x8
variants: []
- default:
count: 1
name: STAT
offset: 0x10
variants: []
- default:
count: 1
name: CONFIG
offset: 0x14
variants: []
- default:
count: 1
name: RANGEL
offset: 0x18
variants: []
- default:
count: 1
name: RANGEH
offset: 0x1c
variants: []
- default:
count: 1
name: POS
offset: 0x20
variants: []
- default:
count: 1
name: ETHRES
offset: 0x24
variants: []
- default:
count: 1
name: INIT
offset: 0x28
variants: []
- default:
count: 1
name: RANGEL2
offset: 0x2c
variants: []
- default:
count: 1
name: RANGEH2
offset: 0x30
variants: []
register-prefix: null
register-block-group: MEMSCRUB
register-block-size: 52
registers:
- bits:
- default:
- access: [r, w]
brief: null
description: null
name: 'CECNT'
start: 22
width: 10
- access: [r, w]
brief: null
description: null
name: 'UECNT'
start: 14
width: 8
- access: [r]
brief: null
description: null
name: 'DONE'
start: 13
width: 1
- access: [r, w]
brief: null
description: null
name: 'SEC'
start: 11
width: 1
- access: [r, w]
brief: null
description: null
name: 'SBC'
start: 10
width: 1
- access: [r, w]
brief: null
description: null
name: 'CE'
start: 9
width: 1
- access: [r, w]
brief: null
description: null
name: 'NE'
start: 8
width: 1
- access: [r]
brief: null
description: null
name: 'HWRITE'
start: 7
width: 1
- access: [r]
brief: null
description: null
name: 'HMASTER'
start: 3
width: 4
- access: [r]
brief: null
description: null
name: 'HSIZE'
start: 0
width: 3
variants: []
brief: |
AHB Status register
description: null
name: AHBS
width: 32
- bits:
- default:
- access: [r]
brief: null
description: null
name: 'AHB_FAILING_ADDRESS'
start: 0
width: 32
variants: []
brief: |
AHB Failing Address Register
description: null
name: AHBFAR
width: 32
- bits:
- default:
- access: [r, w]
brief: null
description: null
name: 'CECNTT'
start: 22
width: 10
- access: [r, w]
brief: null
description: null
name: 'UECNTT'
start: 14
width: 8
- access: [r, w]
brief: null
description: null
name: 'CECTE'
start: 1
width: 1
- access: [r, w]
brief: null
description: null
name: 'UECTE'
start: 0
width: 1
variants: []
brief: |
AHB Error configuration register
description: null
name: AHBERC
width: 32
- bits:
- default:
- access: [r]
brief: null
description: null
name: 'RUNCOUNT'
start: 22
width: 10
- access: [r]
brief: null
description: null
name: 'BLKCOUNT'
start: 14
width: 8
- access: [r, w1c]
brief: null
description: null
name: 'DONE'
start: 13
width: 1
- access: [r]
brief: null
description: null
name: 'BURSTLEN'
start: 1
width: 4
- access: [r]
brief: null
description: null
name: 'ACTIVE'
start: 0
width: 1
variants: []
brief: |
Status register
description: null
name: STAT
width: 32
- bits:
- default:
- access: [r, w]
brief: null
description: null
name: 'DELAY'
start: 8
width: 8
- access: [r, w]
brief: null
description: null
name: 'IRQD'
start: 7
width: 1
- access: [r, w]
brief: null
description: null
name: 'SERA'
start: 5
width: 1
- access: [r, w]
brief: null
description: null
name: 'LOOP'
start: 4
width: 1
- access: [r, w]
brief: null
description: null
name: 'MODE'
start: 2
width: 2
- access: [r, w]
brief: null
description: null
name: 'ES'
start: 1
width: 1
- access: [r, w]
brief: null
description: null
name: 'SCEN'
start: 0
width: 1
variants: []
brief: |
Configuration register
description: null
name: CONFIG
width: 32
- bits:
- default:
- access: [r, w]
brief: null
description: null
name: 'RLADDR'
start: 0
width: 32
variants: []
brief: |
Range low address register
description: null
name: RANGEL
width: 32
- bits:
- default:
- access: [r, w]
brief: null
description: null
name: 'RHADDR'
start: 0
width: 32
variants: []
brief: |
Range high address register
description: null
name: RANGEH
width: 32
- bits:
- default:
- access: [r, w]
brief: null
description: null
name: 'POSITION'
start: 0
width: 32
variants: []
brief: |
Position register
description: null
name: POS
width: 32
- bits:
- default:
- access: [r, w]
brief: null
description: null
name: 'RECT'
start: 22
width: 10
- access: [r, w]
brief: null
description: null
name: 'BECT'
start: 14
width: 8
- access: [r, w]
brief: null
description: null
name: 'RECTE'
start: 1
width: 1
- access: [r, w]
brief: null
description: null
name: 'BECTE'
start: 0
width: 1
variants: []
brief: |
Error threshold register
description: null
name: ETHRES
width: 32
- bits:
- default:
- access: [w]
brief: null
description: null
name: 'DATA'
start: 0
width: 32
variants: []
brief: |
Initialisation data register
description: null
name: INIT
width: 32
- bits:
- default:
- access: [r, w]
brief: null
description: null
name: 'RLADDR'
start: 0
width: 32
variants: []
brief: |
Second range low address register
description: null
name: RANGEL2
width: 32
- bits:
- default:
- access: [r, w]
brief: null
description: null
name: 'RHADDR'
start: 0
width: 32
variants: []
brief: |
Second range high address register
description: null
name: RANGEH2
width: 32
name: memscrub
notes: null
type: interface
|
