summaryrefslogtreecommitdiffstats
path: root/spec/dev/grlib/if/grgpreg.yml
blob: bb2af449835abb7adb90dc2f5563a6b67e4bb2e8 (plain) (blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
SPDX-License-Identifier: CC-BY-SA-4.0 OR BSD-2-Clause
brief: |
  This structure defines the ${.:/register-block-group} register block memory
  map.
copyrights:
- Copyright (C) 2021 embedded brains GmbH & Co. KG
description: null
enabled-by: true
identifier: RTEMSDeviceGRGPREG
index-entries: []
interface-type: register-block
links:
- role: interface-ingroup
  uid: group
- role: interface-placement
  uid: grgpreg-header
definition:
- default:
    count: 1
    name: BOOTSTRAP
  offset: 0x0
  variants: []
register-prefix: null
register-block-group: GRGPREG
register-block-size: 4
registers:
- bits:
  - default:
    - access: [r, w]
      brief: null
      description: null
      name: 'B10'
      start: 25
      width: 1
    - access: [r, w]
      brief: null
      description: null
      name: 'B9'
      start: 24
      width: 1
    - access: [r, w]
      brief: null
      description: null
      name: 'B8'
      start: 23
      width: 1
    - access: [r, w]
      brief: null
      description: null
      name: 'B7'
      start: 22
      width: 1
    - access: [r, w]
      brief: null
      description: null
      name: 'B6'
      start: 21
      width: 1
    - access: [r, w]
      brief: null
      description: null
      name: 'B5'
      start: 20
      width: 1
    - access: [r, w]
      brief: null
      description: null
      name: 'B4'
      start: 19
      width: 1
    - access: [r, w]
      brief: null
      description: null
      name: 'B3'
      start: 18
      width: 1
    - access: [r, w]
      brief: null
      description: null
      name: 'B2'
      start: 17
      width: 1
    - access: [r, w]
      brief: null
      description: null
      name: 'B1'
      start: 16
      width: 1
    - access: [r, w]
      brief: null
      description: null
      name: 'GPIO'
      start: 0
      width: 16
    variants: []
  brief: |
    Bootstrap register
  description: null
  name: BOOTSTRAP
  width: 32
name: grgpreg
notes: null
type: interface