blob: dddc74c00b43b2c70a55de3336606f6150e74779 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
|
SPDX-License-Identifier: CC-BY-SA-4.0 OR BSD-2-Clause
brief: |
This structure defines the ${.:/register-block-group} register block memory
map.
copyrights:
- Copyright (C) 2021 embedded brains GmbH & Co. KG
description: null
enabled-by: true
identifier: RTEMSDeviceGR740THSENS
index-entries: []
interface-type: register-block
links:
- role: interface-ingroup
uid: group
- role: interface-placement
uid: gr740thsens-header
definition:
- default:
count: 1
name: CTRL
offset: 0x0
variants: []
- default:
count: 1
name: STATUS
offset: 0x4
variants: []
- default:
count: 1
name: THRES
offset: 0x8
variants: []
register-prefix: null
register-block-group: GR740THSENS
register-block-size: 12
registers:
- bits:
- default:
- access: [r, w]
brief: null
description: null
name: 'DIV'
start: 16
width: 10
- access: [r, w]
brief: null
description: null
name: 'ALEN'
start: 8
width: 1
- access: [r, w]
brief: null
description: null
name: 'PDN'
start: 7
width: 1
- access: [r, w]
brief: null
description: null
name: 'DCORRECT'
start: 2
width: 5
- access: [r, w]
brief: null
description: null
name: 'SRSTN'
start: 1
width: 1
- access: [r, w]
brief: null
description: null
name: 'CLKEN'
start: 0
width: 1
variants: []
brief: |
Control register
description: null
name: CTRL
width: 32
- bits:
- default:
- access: [r, w]
brief: null
description: null
name: 'MAX'
start: 24
width: 7
- access: [r, w]
brief: null
description: null
name: 'MIN'
start: 16
width: 7
- access: [r]
brief: null
description: null
name: 'SCLK'
start: 15
width: 1
- access: [r, w]
brief: null
description: null
name: 'WE'
start: 10
width: 1
- access: [r]
brief: null
description: null
name: 'UPD'
start: 9
width: 1
- access: [r, w1c]
brief: null
description: null
name: 'ALACT'
start: 8
width: 1
- access: [r]
brief: null
description: null
name: 'DATA'
start: 0
width: 7
variants: []
brief: |
Status register
description: null
name: STATUS
width: 32
- bits:
- default:
- access: [r, w]
brief: null
description: null
name: 'THRES'
start: 0
width: 7
variants: []
brief: |
Threshold register
description: null
name: THRES
width: 32
name: gr740thsens
notes: null
type: interface
|
