blob: 517b8e601b211a013a21c90eacba9af9c2cf2f07 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
|
SPDX-License-Identifier: CC-BY-SA-4.0 OR BSD-2-Clause
copyrights:
- Copyright (C) 2021 embedded brains GmbH & Co. KG
enabled-by: true
glossary-type: term
links:
- role: glossary-member
uid: ../glossary-general
term: target architecture
text: |
The target architecture is the instruction set architecture (ISA) of the
${target:/term}. Some RTEMS features depend on the target architecture. For
the details consult the *RTEMS CPU Architecture Supplement*.
type: glossary
|
