blob: c642a75623c4801e272c9e9b96f6e9c555e43a78 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
|
/*
* Copyright (c) 2014 embedded brains GmbH. All rights reserved.
*
* embedded brains GmbH
* Dornierstr. 4
* 82178 Puchheim
* Germany
* <rtems@embedded-brains.de>
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rtems.org/license/LICENSE.
*/
#include <bsp.h>
#include <bsp/bootcard.h>
#include <leon.h>
#ifdef RTEMS_SMP
void bsp_reset(void)
{
uint32_t self_cpu = rtems_get_current_processor();
if (self_cpu == 0) {
volatile struct irqmp_regs *irqmp = LEON3_IrqCtrl_Regs;
if (irqmp != NULL) {
/*
* Value was choosen to get something in the magnitude of 1ms on a 200MHz
* processor.
*/
uint32_t max_wait = 1234567;
uint32_t cpu_count = rtems_get_processor_count();
uint32_t halt_mask = 0;
uint32_t i;
for (i = 0; i < cpu_count; ++i) {
if (i != self_cpu) {
halt_mask |= UINT32_C(1) << i;
}
}
/* Wait some time for secondary processors to halt */
i = 0;
while ((irqmp->mpstat & halt_mask) != halt_mask && i < max_wait) {
++i;
}
}
__asm__ volatile (
"mov 1, %g1\n"
"ta 0\n"
"nop"
);
}
leon3_power_down_loop();
}
#endif /* RTEMS_SMP */
|