summaryrefslogtreecommitdiff
path: root/c/src/lib/libbsp/arm (follow)
AgeCommit message (Expand)Author
2014-06-12bsp/realview-pbx-a9: Fix SMP startupSebastian Huber
2014-06-10lm3s6965-testsuite.cfg: Add pppd.Martin Galvan
2014-06-10bsp/lpc176x: New BSPMartin Boretto
2014-06-06bsps/arm: Fix Cortex-A9 MPCore clock driverSebastian Huber
2014-06-06bsp/altera-cyclone-v: Enable unified L2 cacheSebastian Huber
2014-06-06bsp/altera-cyclone-v: Move SMP supportSebastian Huber
2014-06-06bsps/arm: Change L2 cache initializationSebastian Huber
2014-06-06bsp/altera-cyclone-v: Simplify start hooksSebastian Huber
2014-06-06bsp/altera-cyclone-v: Change default baudSebastian Huber
2014-06-06bsp/altera-cyclone-v: Use NOLOAD for nocache secSebastian Huber
2014-06-06bsp/altera-cyclone-v: Simplify MMU config tableSebastian Huber
2014-06-06bsps/arm: Define ARM_CP15_TEXT_SECTIONSebastian Huber
2014-06-05bsps/arm: Simplify L1 caches supportSebastian Huber
2014-06-05bsps/arm: Cortex-A9 MPCore startSebastian Huber
2014-06-05bsps/arm: Cortex-A9 MPCore startSebastian Huber
2014-06-05bsps/arm: Cortex-A9 MPCore startSebastian Huber
2014-06-05bsps/arm: Simplify Cortex-A9 MPCore startSebastian Huber
2014-05-30bsps/gdbarmsim: Add the missing bspstarthooks.c.Chris Johns
2014-05-28bsps: Do not build tests that require a tick interrupt.Chris Johns
2014-05-28bsp/altera-cyclone-v: CleanupRalf Kirchner
2014-05-28bsp/altera-cyclone-v: Reduce size of nocache heapRalf Kirchner
2014-05-28bsp/altera-cyclone-v: Cache mbufs and clustersRalf Kirchner
2014-05-28bsp/altera-cyclone-v: Enable L2 cache for network driverRalf Kirchner
2014-05-28bsp/altera-vyclone-v: Broadcast cache maintenancesRalf Kirchner
2014-05-28bsp/arm: Broadcast cache maintenancesRalf Kirchner
2014-05-26bsp/gdbarmsim: Switch to the standard arm/shared/startup.Chris Johns
2014-05-26bsp/gdbarmsim: Change syscall functions to not clash with RTEMS functions.Chris Johns
2014-05-22bsp/zynq: Add BSP_ZYNQ_RAM_LENGTH to allow a user to override the RAM length.Chris Johns
2014-05-22bsps/zynq: Add BSP_ARM_A9MPCORE_UARTCLK to set the UART clock rate.Chris Johns
2014-05-12bsp/altera-caclone-v: Early printk supportRalf Kirchner
2014-05-07bsps/arm: Declare return typesSebastian Huber
2014-05-06multiple BSPs: Remove BSP_SMALL_MEMORYJoel Sherrill
2014-05-05testsuite: Add a per BSP test check for tests not to build.Chris Johns
2014-04-30bsp/altera-cyclone-v: Move mbufs and network clusters to uncached RAMRalf Kirchner
2014-04-30bsp/altera-cyclone-v: Increase size of nocache region and nocache heapRalf Kirchner
2014-04-22bsps: Fix TLS support in linker command filesSebastian Huber
2014-04-17bsp/arm: Cleanup L2 cache handlingRalf Kirchner
2014-04-17bsp/arm: Correct L2 cache enable methodRalf Kirchner
2014-04-17bsp/arm: Add cache size methodsRalf Kirchner
2014-04-17bsp/arm: Add L2 cache lockingRalf Kirchner
2014-04-17bsp/arm: Remove unused cache store methodsRalf Kirchner
2014-04-17bsp/arm: Correct cache misalignment handlingRalf Kirchner
2014-04-17bsp/arm: Correct L2 cache flushingRalf Kirchner
2014-04-17bsp/arm: Remove arm erratum 764369 from L2 cacheRalf Kirchner
2014-04-17bsp/arm: Consistenly same handling for flushingRalf Kirchner
2014-04-17bsp/arm: RTEMS_SMP to arm erratum 764369 detectionRalf Kirchner
2014-04-17bsp/arm: Erratum 764369 after enabling SCURalf Kirchner
2014-04-17bsp/arm: Correct detection of arm erratum 764368Ralf Kirchner
2014-04-17bsp/arm: Cleanup L1 cacheRalf Kirchner
2014-04-17bsp/altera-cyclone-v: CleanupRalf Kirchner
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-29 10:11:49 +0000