diff options
author | Daniel Cederman <cederman@gaisler.com> | 2016-10-04 09:05:04 +0200 |
---|---|---|
committer | Daniel Cederman <cederman@gaisler.com> | 2016-10-04 09:05:04 +0200 |
commit | 38ca68d664702b11ee417afa73363dccd945ceab (patch) | |
tree | 023a07ac249c2a8df67103ef589b27500709c839 /cpukit/score/cpu/sparc/rtems/score/sparc.h | |
parent | c7d624eedc3995f4554505e565013a5103d37c48 (diff) |
ERRATA-FIX: Change assembler sequence that can cause stst erratarcc-v1.2.20
See GRLIB-TN-0009: "LEON3FT Stale Cache Entry After Store with Data
Tag Parity Error".
Diffstat (limited to 'cpukit/score/cpu/sparc/rtems/score/sparc.h')
-rw-r--r-- | cpukit/score/cpu/sparc/rtems/score/sparc.h | 6 |
1 files changed, 6 insertions, 0 deletions
diff --git a/cpukit/score/cpu/sparc/rtems/score/sparc.h b/cpukit/score/cpu/sparc/rtems/score/sparc.h index a145209139..18cc8ccf4d 100644 --- a/cpukit/score/cpu/sparc/rtems/score/sparc.h +++ b/cpukit/score/cpu/sparc/rtems/score/sparc.h @@ -83,6 +83,12 @@ extern "C" { #define SPARC_HAS_FPU 1 #endif +#if defined(__FIX_B2BST) + #define B2BSTORE_FIX nop +#else + #define B2BSTORE_FIX +#endif + #if SPARC_HAS_FPU #define CPU_MODEL_NAME "w/FPU" #else |