1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
|
/**
* @defgroup leon2_rasta Rasta Handler
* @ingroup sparc_leon2
*
* @file
* @ingroup leon2_rasta
* @brief Handles Rasta
*/
/*
* COPYRIGHT (c) 2007.
* Aeroflex Gaisler AB.
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rtems.org/license/LICENSE.
*
*/
#ifndef __RASTA_H__
#define __RASTA_H__
#include <bsp.h>
#include <grcan.h>
#include <b1553brm_rasta.h>
#include <grspw.h>
#ifdef __cplusplus
extern "C" {
#endif
extern int rasta_register(void);
/* Address of PCI bus on RASTA local AMBA bus */
#define RASTA_PCI_BASE 0xe0000000
/* Address of SRAM on RASTA local AMBA bus */
#define RASTA_LOCAL_SRAM 0x40000000
#define UART0_IRQNO 2
#define UART1_IRQNO 3
#define GRCAN_IRQNO 7
#define SPW0_IRQNO 10
#define SPW1_IRQNO 11
#define SPW2_IRQNO 12
#define BRM_IRQNO 13
#define GRCAN_IRQ (3<<GRCAN_IRQNO)
#define SPW0_IRQ (1<<SPW0_IRQNO)
#define SPW1_IRQ (1<<SPW1_IRQNO)
#define SPW2_IRQ (1<<SPW2_IRQNO)
#define SPW_IRQ (7<<SPW0_IRQNO)
#define BRM_IRQ (1<<BRM_IRQNO)
#define UART0_IRQ (1<<UART0_IRQNO)
#define UART1_IRQ (1<<UART1_IRQNO)
/*
* The following defines the bits in the UART Control Registers.
*
*/
#define LEON_REG_UART_CONTROL_RTD 0x000000FF /* RX/TX data */
/*
* The following defines the bits in the LEON UART Status Registers.
*/
#define LEON_REG_UART_STATUS_DR 0x00000001 /* Data Ready */
#define LEON_REG_UART_STATUS_TSE 0x00000002 /* TX Send Register Empty */
#define LEON_REG_UART_STATUS_THE 0x00000004 /* TX Hold Register Empty */
#define LEON_REG_UART_STATUS_BR 0x00000008 /* Break Error */
#define LEON_REG_UART_STATUS_OE 0x00000010 /* RX Overrun Error */
#define LEON_REG_UART_STATUS_PE 0x00000020 /* RX Parity Error */
#define LEON_REG_UART_STATUS_FE 0x00000040 /* RX Framing Error */
#define LEON_REG_UART_STATUS_ERR 0x00000078 /* Error Mask */
/*
* The following defines the bits in the LEON UART Status Registers.
*/
#define LEON_REG_UART_CTRL_RE 0x00000001 /* Receiver enable */
#define LEON_REG_UART_CTRL_TE 0x00000002 /* Transmitter enable */
#define LEON_REG_UART_CTRL_RI 0x00000004 /* Receiver interrupt enable */
#define LEON_REG_UART_CTRL_TI 0x00000008 /* Transmitter interrupt enable */
#define LEON_REG_UART_CTRL_PS 0x00000010 /* Parity select */
#define LEON_REG_UART_CTRL_PE 0x00000020 /* Parity enable */
#define LEON_REG_UART_CTRL_FL 0x00000040 /* Flow control enable */
#define LEON_REG_UART_CTRL_LB 0x00000080 /* Loop Back enable */
#define UART_SET_SCALER 0
#define UART_SET_CTRL 1
#define UART_GET_STAT 2
#define UART_CLR_STAT 3
struct uart_reg {
volatile unsigned int data; /* 0x00 */
volatile unsigned int status; /* 0x04 */
volatile unsigned int ctrl; /* 0x08 */
volatile unsigned int scaler; /* 0x0C */
};
void uart_register(unsigned int baseaddr);
rtems_device_driver uart_initialize(rtems_device_major_number major,
rtems_device_minor_number minor, void *arg);
rtems_device_driver uart_open(rtems_device_major_number major,
rtems_device_minor_number minor, void *arg);
rtems_device_driver uart_close(rtems_device_major_number major,
rtems_device_minor_number minor, void *arg);
rtems_device_driver uart_read(rtems_device_major_number major,
rtems_device_minor_number minor, void *arg);
rtems_device_driver uart_write(rtems_device_major_number major,
rtems_device_minor_number minor, void *arg);
rtems_device_driver uart_control(rtems_device_major_number major,
rtems_device_minor_number minor, void *arg);
struct gpio_reg {
volatile unsigned int in_data; /* 0x00 */
volatile unsigned int out_data; /* 0x04 */
volatile unsigned int dir; /* 0x08 */
volatile unsigned int imask; /* 0x0C */
volatile unsigned int ipol; /* 0x10 */
volatile unsigned int iedge; /* 0x14 */
};
extern struct gpio_reg *gpio0, *gpio1;
#ifdef __cplusplus
}
#endif
#endif
|
