blob: c2a7e266d7a5ea8898b794561a08be77ddf09b6f (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
|
/* include/bspopts.h.in. Generated from configure.ac by autoheader. */
/* If defined, then the BSP Framework will put a non-zero pattern into the
RTEMS Workspace and C program heap. This should assist in finding code that
assumes memory starts set to zero. */
#undef BSP_DIRTY_MEMORY
/* If defined, print a message and wait until pressed before resetting board
when application exits. */
#undef BSP_PRESS_KEY_FOR_RESET
/* If defined, reset the board when the application exits. */
#undef BSP_RESET_BOARD_AT_EXIT
/* Define to the address where bug reports for this package should be sent. */
#undef PACKAGE_BUGREPORT
/* Define to the full name of this package. */
#undef PACKAGE_NAME
/* Define to the full name and version of this package. */
#undef PACKAGE_STRING
/* Define to the one symbol short name of this package. */
#undef PACKAGE_TARNAME
/* Define to the home page for this package. */
#undef PACKAGE_URL
/* Define to the version of this package. */
#undef PACKAGE_VERSION
/* If defined, then the PowerPC specific code in RTEMS will use data cache
instructions to optimize the context switch code. This code can conflict
with debuggers or emulators. It is known to break the Corelis PowerPC
emulator with at least some combinations of PowerPC 603e revisions and
emulator versions. The BSP actually contains the call that enables this. */
#undef PPC_USE_DATA_CACHE
/* If defined, then the PowerPC specific code in RTEMS will use some of the
special purpose registers to slightly optimize interrupt response time. The
use of these registers can conflict with other tools like debuggers. */
#undef PPC_USE_SPRG
/* This defines the base address of the exception table. */
#undef PPC_VECTOR_FILE_BASE
|
