blob: 917596f0283ac8edf35dd490d7683f4be71dc245 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
|
/* include/bspopts.h.in. Generated from configure.ac by autoheader. */
/* default baud for console and other serial devices */
#undef BSP_CONSOLE_BAUD
/* enables the data cache, if defined to a value other than zero */
#undef BSP_DATA_CACHE_ENABLED
/* If defined, then the BSP Framework will put a non-zero pattern into the
RTEMS Workspace and C program heap. This should assist in finding code that
assumes memory starts set to zero. */
#undef BSP_DIRTY_MEMORY
/* disable U-Boot work area configuration */
#undef BSP_DISABLE_UBOOT_WORK_AREA_CONFIG
/* enables the instruction cache, if defined to a value other than zero */
#undef BSP_INSTRUCTION_CACHE_ENABLED
/* indicate that the interrupt stack is at the work area begin */
#undef BSP_INTERRUPT_STACK_AT_WORK_AREA_BEGIN
/* If defined, print a message and wait until pressed before resetting board
when application exits. */
#undef BSP_PRESS_KEY_FOR_RESET
/* If defined, reset the board when the application exits. */
#undef BSP_RESET_BOARD_AT_EXIT
/* enable usage of interrupts for the UART modules */
#undef BSP_USE_UART_INTERRUPTS
/* enables U-Boot support */
#undef HAS_UBOOT
/* Define to the address where bug reports for this package should be sent. */
#undef PACKAGE_BUGREPORT
/* Define to the full name of this package. */
#undef PACKAGE_NAME
/* Define to the full name and version of this package. */
#undef PACKAGE_STRING
/* Define to the one symbol short name of this package. */
#undef PACKAGE_TARNAME
/* Define to the home page for this package. */
#undef PACKAGE_URL
/* Define to the version of this package. */
#undef PACKAGE_VERSION
/* global timer used for system clock, 0..3 maps to A0..A3, and 4..7 maps to
B0..B3 */
#undef QORIQ_CLOCK_TIMER
/* PHY address for eTSEC interface 1 */
#undef QORIQ_ETSEC_1_PHY_ADDR
/* PHY address for eTSEC interface 2 */
#undef QORIQ_ETSEC_2_PHY_ADDR
/* PHY address for eTSEC interface 3 */
#undef QORIQ_ETSEC_3_PHY_ADDR
/* initial MSR value */
#undef QORIQ_INITIAL_MSR
/* initial SPEFSCR value */
#undef QORIQ_INITIAL_SPEFSCR
/* inter-processor communication area begin */
#undef QORIQ_INTERCOM_AREA_BEGIN
/* inter-processor communication area size */
#undef QORIQ_INTERCOM_AREA_SIZE
/* use 1 to enable UART 0, otherwise use 0 */
#undef QORIQ_UART_0_ENABLE
/* use 1 to enable UART 1, otherwise use 0 */
#undef QORIQ_UART_1_ENABLE
/* use 1 to enable UART 0 to Intercom bridge, otherwise use 0 */
#undef QORIQ_UART_BRIDGE_0_ENABLE
/* use 1 to enable UART 1 to Intercom bridge, otherwise use 0 */
#undef QORIQ_UART_BRIDGE_1_ENABLE
/* UART to Intercom bridge master core index */
#undef QORIQ_UART_BRIDGE_MASTER_CORE
/* UART to Intercom bridge slave core index */
#undef QORIQ_UART_BRIDGE_SLAVE_CORE
/* UART to Intercom bridge task priority */
#undef QORIQ_UART_BRIDGE_TASK_PRIORITY
|
