blob: 51c8f02034322cf1662aec5bfb306f6b55cbdf16 (
plain) (
blame)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
|
/*
* Copyright (c) 2016 embedded brains GmbH. All rights reserved.
*
* embedded brains GmbH
* Dornierstr. 4
* 82178 Puchheim
* Germany
* <rtems@embedded-brains.de>
*
* The license and distribution terms for this file may be
* found in the file LICENSE in this distribution or at
* http://www.rtems.org/license/LICENSE.
*/
#include <bspopts.h>
#include <chip.h>
#include <include/board_memories.h>
#if defined ATSAM_SDRAM_IS42S16100E_7BLI
const struct BOARD_Sdram_Config BOARD_Sdram_Config = {
/* FIXME: a lot of these values should be calculated using CPU frequency */
.sdramc_tr = 1562,
.sdramc_cr =
SDRAMC_CR_NC_COL8 /* 8 column bits */
| SDRAMC_CR_NR_ROW11 /* 12 row bits (4K) */
| SDRAMC_CR_CAS_LATENCY3 /* CAS Latency 3 */
| SDRAMC_CR_NB_BANK2 /* 2 banks */
| SDRAMC_CR_DBW /* 16 bit */
| SDRAMC_CR_TWR(5)
| SDRAMC_CR_TRC_TRFC(13) /* 63ns min */
| SDRAMC_CR_TRP(5) /* Command period (PRE to ACT) 21 ns min */
| SDRAMC_CR_TRCD(5) /* Active Command to R/W Cmd delay time 21ns min */
| SDRAMC_CR_TRAS(9) /* Command period (ACT to PRE) 42ns min */
| SDRAMC_CR_TXSR(15U), /* Exit self-refresh to active time 70ns Min */
.sdramc_mdr = SDRAMC_MDR_MD_SDRAM,
.sdramc_cfr1 = SDRAMC_CFR1_UNAL_SUPPORTED | SDRAMC_CFR1_TMRD(2)
};
#elif defined ATSAM_SDRAM_IS42S16320F_7BL
#define CLOCK_CYCLES_FROM_NS_MAX(ns) \
(((ns) * (BOARD_MCK / 1000ul / 1000ul)) / 1000ul)
#define CLOCK_CYCLES_FROM_NS_MIN(ns) (CLOCK_CYCLES_FROM_NS_MAX(ns) + 1)
const struct BOARD_Sdram_Config BOARD_Sdram_Config = {
/* 8k refresh cycles every 64ms => 7.8125us */
.sdramc_tr = CLOCK_CYCLES_FROM_NS_MAX(7812ul),
.sdramc_cr =
SDRAMC_CR_NC_COL10
| SDRAMC_CR_NR_ROW13
| SDRAMC_CR_CAS_LATENCY3
| SDRAMC_CR_NB_BANK4
| SDRAMC_CR_DBW
/* t_WR = 30ns min (t_RC - t_RP - t_RCD;
* see data sheet November 2015 page 55);
* add some security margin */
| SDRAMC_CR_TWR(CLOCK_CYCLES_FROM_NS_MIN(40))
| SDRAMC_CR_TRC_TRFC(CLOCK_CYCLES_FROM_NS_MIN(60))
| SDRAMC_CR_TRP(CLOCK_CYCLES_FROM_NS_MIN(15))
| SDRAMC_CR_TRCD(CLOCK_CYCLES_FROM_NS_MIN(15))
| SDRAMC_CR_TRAS(CLOCK_CYCLES_FROM_NS_MIN(37))
| SDRAMC_CR_TXSR(CLOCK_CYCLES_FROM_NS_MIN(67)),
.sdramc_mdr = SDRAMC_MDR_MD_SDRAM,
.sdramc_cfr1 = SDRAMC_CFR1_UNAL_SUPPORTED |
SDRAMC_CFR1_TMRD(CLOCK_CYCLES_FROM_NS_MIN(14))
};
#if CLOCK_CYCLES_FROM_NS_MIN(67) > 0xF
/* Prevent the fields to be out of range by checking the one with the biggest
* value. */
#error SDRAM calculation does not work for the selected clock frequency
#endif
#else
#error SDRAM not supported.
#endif
|