summaryrefslogtreecommitdiffstats
path: root/c/src/lib/libbsp/mips/malta/irq/interruptmask.c
diff options
context:
space:
mode:
Diffstat (limited to 'c/src/lib/libbsp/mips/malta/irq/interruptmask.c')
-rw-r--r--c/src/lib/libbsp/mips/malta/irq/interruptmask.c36
1 files changed, 36 insertions, 0 deletions
diff --git a/c/src/lib/libbsp/mips/malta/irq/interruptmask.c b/c/src/lib/libbsp/mips/malta/irq/interruptmask.c
new file mode 100644
index 0000000000..1eb667a1f6
--- /dev/null
+++ b/c/src/lib/libbsp/mips/malta/irq/interruptmask.c
@@ -0,0 +1,36 @@
+/**
+ * @file
+ *
+ * This file contains the implementation of the MIPS port
+ * support routine which provides the BSP specific default
+ * interrupt mask.
+ */
+
+/*
+ * COPYRIGHT (c) 1989-2012.
+ * On-Line Applications Research Corporation (OAR).
+ *
+ * The license and distribution terms for this file may be
+ * found in the file LICENSE in this distribution or at
+ * http://www.rtems.com/license/LICENSE.
+ */
+
+#include <rtems.h>
+
+/*
+ * This function returns a mask value which is used to select the bits
+ * in the processor status register that can be set to enable interrupts.
+ * The mask value should not include the 2 software interrupt enable bits.
+ */
+
+uint32_t mips_interrupt_mask( void )
+{
+ uint32_t interrupt_mask;
+
+ /*
+ * This has only been tested with qemu for the mips malta and
+ * may not be correct for the 24k on real hardware.
+ */
+ interrupt_mask = 0x0000ff00;
+ return(interrupt_mask);
+}