summaryrefslogtreecommitdiffstats
path: root/doc/cpu_supplement/sparc64.t
diff options
context:
space:
mode:
authorSebastian Huber <sebastian.huber@embedded-brains.de>2015-07-23 08:36:30 +0200
committerSebastian Huber <sebastian.huber@embedded-brains.de>2015-07-23 09:12:35 +0200
commitf9a597950b1d61c9c1283dc85ae2a4c579d96263 (patch)
tree1db8bf1a057132a196b47b6263c9fea475fe16eb /doc/cpu_supplement/sparc64.t
parentbsps/arm: Update due to API changes (diff)
downloadrtems-f9a597950b1d61c9c1283dc85ae2a4c579d96263.tar.bz2
doc: Add SMP section to CPU Arch Supplement
Diffstat (limited to 'doc/cpu_supplement/sparc64.t')
-rw-r--r--doc/cpu_supplement/sparc64.t4
1 files changed, 4 insertions, 0 deletions
diff --git a/doc/cpu_supplement/sparc64.t b/doc/cpu_supplement/sparc64.t
index f93000893a..5c07989467 100644
--- a/doc/cpu_supplement/sparc64.t
+++ b/doc/cpu_supplement/sparc64.t
@@ -773,6 +773,10 @@ default fatal error handler disables processor interrupts to
level 15, places the error code in g1, and goes into an infinite
loop to simulate a halt processor instruction.
+@section Symmetric Multiprocessing
+
+SMP is not supported.
+
@section Thread-Local Storage
Thread-local storage is supported.