summaryrefslogtreecommitdiffstats
path: root/schedsim/rtems/sched_cpu/rtems/score/types.h
diff options
context:
space:
mode:
Diffstat (limited to 'schedsim/rtems/sched_cpu/rtems/score/types.h')
-rw-r--r--schedsim/rtems/sched_cpu/rtems/score/types.h3
1 files changed, 1 insertions, 2 deletions
diff --git a/schedsim/rtems/sched_cpu/rtems/score/types.h b/schedsim/rtems/sched_cpu/rtems/score/types.h
index 98c1db8..bebbef3 100644
--- a/schedsim/rtems/sched_cpu/rtems/score/types.h
+++ b/schedsim/rtems/sched_cpu/rtems/score/types.h
@@ -31,8 +31,7 @@ extern "C" {
* This section defines the basic types for this processor.
*/
-/** This defines the type for a priority bit map entry. */
-typedef uint16_t Priority_bit_map_Control;
+typedef uint16_t Priority_bit_map_Word;
/** This defines the return type for an ISR entry point. */
typedef void no_cpu_isr;