index
:
sis
master
Simple Instruction Simulator
devel@rtems.org
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
sparc.c
(
follow
)
Commit message (
Expand
)
Author
Age
Files
Lines
*
Added support for RISCV32 systems with CLINT/PLIC
Jiri Gaisler
2020-12-15
1
-5
/
+5
*
Add %asr22/23 support to leon3
2.24
Jiri Gaisler
2020-11-27
1
-6
/
+19
*
Add networking support using host tap device
2.23
Jiri Gaisler
2020-10-28
1
-1
/
+1
*
Add -rt option to synch sim to wall time
Jiri Gaisler
2020-10-25
1
-0
/
+2
*
Map RISC-V FPU CSR on host cpu using fenv.h
Jiri Gaisler
2020-09-09
1
-4
/
+50
*
Fix incorrect operation on big-endian hosts
Jiri Gaisler
2020-02-29
1
-1
/
+9
*
Avoid reserved word sparc on SPARC hosts
Jiri Gaisler
2020-02-26
1
-1
/
+1
*
Support building on MinGW-W64/MSYS2
2.19
Jiri Gaisler
2019-11-09
1
-5
/
+6
*
Replaced windows flushing with reg cache
Jiri Gaisler
2019-11-08
1
-48
/
+32
*
Improve gdb watchpoint handling
Jiri Gaisler
2019-11-08
1
-1
/
+12
*
Added support for gdb hw break/watchpoints
Jiri Gaisler
2019-11-02
1
-0
/
+5
*
Fix C formatting with indent
Jiri Gaisler
2019-06-11
1
-22
/
+25
*
Silence warnings when compiled with LLVM
Jiri Gaisler
2019-06-11
1
-9
/
+9
*
Made L1 cache optional through --enable-l1cache
Jiri Gaisler
2019-05-28
1
-1
/
+23
*
Add emulated L1 cache to SMP configurations
Jiri Gaisler
2019-05-27
1
-21
/
+17
*
Standalone sis - initial commit
Jiri Gaisler
2019-05-14
1
-0
/
+3462