index
:
sis
master
Simple Instruction Simulator
devel@rtems.org
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
sis.h
(
follow
)
Commit message (
Expand
)
Author
Age
Files
Lines
*
Add -extirq option to support simulating the UT700
Sebastian Huber
2022-10-26
1
-0
/
+1
*
Added support for RISCV32 systems with CLINT/PLIC
Jiri Gaisler
2020-12-15
1
-1
/
+12
*
Added emulation of GR740 SOC
2.25
Jiri Gaisler
2020-12-01
1
-0
/
+4
*
Make grlib IP cores more modular and move them to grlib.c
Jiri Gaisler
2020-12-01
1
-2
/
+3
*
Add networking support using host tap device
2.23
Jiri Gaisler
2020-10-28
1
-1
/
+13
*
Add -rt option to synch sim to wall time
Jiri Gaisler
2020-10-25
1
-0
/
+2
*
Fix incorrect operation on big-endian hosts
Jiri Gaisler
2020-02-29
1
-1
/
+3
*
Avoid reserved word sparc on SPARC hosts
Jiri Gaisler
2020-02-26
1
-1
/
+1
*
Cross-platform support for async gdb break (ctrl-c)
Jiri Gaisler
2019-11-14
1
-0
/
+1
*
Support building on MinGW-W64/MSYS2
2.19
Jiri Gaisler
2019-11-09
1
-2
/
+2
*
Replaced windows flushing with reg cache
Jiri Gaisler
2019-11-08
1
-1
/
+7
*
Improve gdb watchpoint handling
Jiri Gaisler
2019-11-08
1
-0
/
+1
*
Added support for gdb hw break/watchpoints
Jiri Gaisler
2019-11-02
1
-0
/
+2
*
elf_load() failed in interactive shell.
Jiri Gaisler
2019-07-02
1
-1
/
+1
*
Fix C formatting with indent
Jiri Gaisler
2019-06-11
1
-237
/
+242
*
Silence warnings when compiled with LLVM
Jiri Gaisler
2019-06-11
1
-5
/
+5
*
Made L1 cache optional through --enable-l1cache
Jiri Gaisler
2019-05-28
1
-1
/
+3
*
Add emulated L1 cache to SMP configurations
Jiri Gaisler
2019-05-27
1
-2
/
+21
*
Standalone sis - initial commit
Jiri Gaisler
2019-05-14
1
-0
/
+375